Don't include verilog header files in "FileList" for VCS/Verilator. (#918)
When constructing the black box helper file list (firrtl_black_box_resource_files.f), filter out Verilog header files (*.vh) - Fixes #917 (cherry picked from commit 297fbda1)
parent
2793d001
Please register or sign in to comment