You need to sign in or sign up before continuing.
- Apr 05, 2024
-
-
Jack Koenig authored
-
- Apr 04, 2024
-
-
Jack Koenig authored
-
- Apr 03, 2024
-
-
Mike Urbach authored
This API allows users to bore to a sink they plan to drive, which complements the existing API to bore from a source to read.
-
- Apr 02, 2024
-
-
Deborah Soung authored
-
Jack Koenig authored
-
- Mar 31, 2024
-
-
Asuna authored
* Specify right convention for modules * Specify `desiredName` as `defname` for `extmodule`
-
- Mar 28, 2024
-
-
Raffaele Meloni authored
Make Workspace parametric: allow running a simulation in ChiselSim with different firtool options i.e. -g (#3932)
-
Chisel Bot authored
This is an automated commit generated by the `circt/update-circt` GitHub Action. Co-authored-by:chiselbot <chiselbot@users.noreply.github.com>
-
- Mar 27, 2024
-
-
Asuna authored
Co-authored-by:Jack Koenig <koenig@sifive.com>
-
Jack Koenig authored
The website build has started failing for an unknown reason, but there was a warning about the Algolia integration and bumping Docusaurus seems to fix the issue. Docusaurus 3.1.1 introduces checks for broken anchors which is also fixed in this PR. One of the broken anchors was to a section on FixedPoint, as FixedPoint was removed, this section was deleted.
-
- Mar 26, 2024
-
-
Michael Maloney authored
-
Jack Koenig authored
-
- Mar 23, 2024
-
-
Asuna authored
-
- Mar 21, 2024
-
-
Will Dietz authored
IntrinsicModules (intmodule's in FIRRTL) have replaced this entirely for some time now.
-
- Mar 18, 2024
-
-
Ocean Shen authored
* Fix integration test for PanamaProperty * Move to `toString` following #3940
-
Chisel Bot authored
-
- Mar 17, 2024
-
-
Asuna authored
* Add method for reading mlirbc in `PanamaCIRCTConverter` * Construct `MlirStringRef` manually for `Array[Byte]` * Fix infinite recursion for displaying `PanamaCIRCTOMEvaluatorValuePath`
-
- Mar 16, 2024
-
-
Mike Urbach authored
-
- Mar 13, 2024
-
-
Chisel Bot authored
This is an automated commit generated by the `circt/update-circt` GitHub Action. Co-authored-by:chiselbot <chiselbot@users.noreply.github.com>
-
Jack Koenig authored
-
- Mar 12, 2024
-
-
Michiel Van Beirendonck authored
--------- Co-authored-by:
Schuyler Eldridge <schuyler.eldridge@gmail.com> Co-authored-by:
Jack Koenig <koenig@sifive.com>
-
Ocean Shen authored
-
- Mar 08, 2024
-
-
Jack Koenig authored
This avoids name aliasing with the chisel-template repository. --------- Co-authored-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
Will Dietz authored
Revert #3912 and #3825. This reverts commit 35d3b710. This reverts commit 386a7f35.
-
- Mar 07, 2024
-
-
Hideto Ueno authored
This is a follow-up to #3825. MFC has attached a laebl "chisel3_builtin" to every ifElseFatal assertion. Usually a label on ifElseFatal is just ignored but the label is emitted when compiled with `-emit-chisel-asserts-as-sva`. So labels on assertions converted from ifElseFatal disappear due to #3825. This PR restores labels to preserve the old behavior.
-
Will Dietz authored
Publishing appears to be using GPG from the runner image, which is 2.2.27 not the 1.4.23 this action builds from source. (which appears to be failing to build anyway)
-
Schuyler Eldridge authored
Extends BorginUtils.bore (and related) to work where the source is a probe. Currently, if a user tries to do this, they will get an error about being unable to probe a probe because the old code would unconditionally wrap whatever the source was in `Probe`/`RWProbe`. Change this to not wrap if the source is already a probe. Signed-off-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
- Mar 06, 2024
-
-
Hideto Ueno authored
This replaces printf-encoded assertion with ifElseFatal intrinsics. The intrinsic is a private object of core since we don't want to expose it other than chisel3.assert. Co-authored-by:Jack Koenig <jack.koenig3@gmail.com>
-
Asuna authored
-
Jack Koenig authored
* Support serializing Annotations to a Writer Previous API serializing to a String is limited by JVM max size of 2 GiB Strings. * Serialize to Writer instead of String in WriteOutputAnnotations
-
- Mar 04, 2024
-
-
Chisel Bot authored
* Pass FIRRTL annotations into `CIRCTConverter` * add annotations lists to filter unknown annoations * [cd] Bump CIRCT from firtool-1.66.0 to firtool-1.67.0 Co-authored-by:
Asuna <SpriteOvO@gmail.com> Co-authored-by:
Jiuyang Liu <liu@jiuyang.me> Co-authored-by:
chiselbot <chiselbot@users.noreply.github.com>
-
- Mar 03, 2024
-
-
Asuna authored
-
- Mar 02, 2024
-
-
Schuyler Eldridge authored
Change logger annotations to mix-in the Unserializable trait so that they will not emitted by a stage. These annotations are not intended to be seen by CIRCT and these should be stripped from the output FIRRTL text. Signed-off-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
Schuyler Eldridge authored
Change the way ChiselSim moves files to track and not move files which may be duplicated in both the default black box filelist and in the main CIRCT-produced filelist. Previously, this was working because a java.nio exception was being ignored. However, this may have been hiding bugs where the filelist was actually pointing at a file that did not exist. This commit also does some heavy cleanup of the code for moving files to only use java.nio methods as opposed to relying on doing string manipulations of paths. The logic is intended to be the exact same as before. Signed-off-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
Jack Koenig authored
Previously, object circt.stage.ChiselStage was ignoring the Logger. Also, Chisel was not creating its own logger scope which could lead to clobbering of the Console when running invoking Chisel in the same process multiple times. Fix various places we had to workaround this behavior and fix tests checking --log-level debug.
-
Schuyler Eldridge authored
Add tests of additional ways that external modules could be included via resources or paths. Signed-off-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
Schuyler Eldridge authored
Fix an incorrect assumption in ChiselSim that a 'filelist.f' will exist that includes all modules, _including blackboxes_, in the design. Change this to try to also copy files from the black box filelist. This makes ChiselSim work with CIRCT 1.66 and earlier (which put everything in 'filelist.f') and CIRCT 1.66+ (which does not include blackboxes in 'filelist.f'). Note that this is intended as a temporary solution until FIRRTL has a rock solid ABI that is implemented by CIRCT where all modules can be discovered under an arbitrary public module. See CIRCT changes here: https://github.com/llvm/circt/pull/6729 Signed-off-by:
Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
- Mar 01, 2024
-
-
Schuyler Eldridge authored
This tests that compilation with an external module works (as well as testing that reading from a port driven from an external module works---which doesn't provide any additional coverage). This is highlighting a problem in CIRCT beyond 1.66.0 where this relies on a `filelist.f` file being produced which includes information about all external modules. This was dropped in a later commit [[1]] and needs to be fixed. This commit is intending to cause nightly to fail, demonstrate the problem, and provide a check so that we know things are back to working. [1]: https://github.com/llvm/circt/pull/6729 Signed-off-by:
Schuyler Eldridge <schuyler.eldridge@sifive.com>
-
Jack Koenig authored
-
Nandor Licker authored
-