Co-authored-by: Jiuyang Liu <liu@jiuyang.me>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Co-authored-by: Jiuyang Liu <liu@jiuyang.me>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Co-authored-by: Jiuyang Liu <liu@jiuyang.me>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Co-authored-by: Jiuyang Liu <liu@jiuyang.me>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

* Cookbook: clean up desiredName example

* Update cookbook.md

This PR provides for support for Vec literals. They can be one of two forms
Inferred:
```
Vec.Lit(0x1.U, 0x2.U)
```
or explicit:
```
Vec(2, UInt(4.W)).Lit(0 -> 0x1.U, 1 -> 0x2.U)
```
- Explicit form allows for partial, or sparse, literals.
- Vec literals can be used as Register initializers
- Arbitrary nesting (consistent with type constraints is allowed)

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

nitpick

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Using https://github.com/ucb-bar/chisel-repo-tools/pull/31

* Remove space between backticks and language
* Make code examples in memories explanation work

Co-authored-by: Jack Koenig <koenig@sifive.com>

* Add documentation guide about memory initialization

* Move information to experimental and add ref

* Add CCC2021 info

* Update README.md

* Update README.md

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

* Update the FAQ and add doc on versioning
* Update modules.md

Co-authored-by: Megan Wachs <megan@sifive.com>

Updates to chisel3 documentation for website:
* guard code examples with mdoc and fix errors encountered along the way
* move some website content here vs splitting the content across two repos
* Bring in the interval-types and loading memories content so that it will be visible from the website
* remove all references to the wiki (deprecated)
* Remove reference to Wiki from the README
* fix tabbing and compile of chisel3-vs-chisel2 section
* Appendix: faqs now guarded and compile
* FAQs: move to resources section

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Change top.cpp to deassert reset one time unit before the clock asserts.
This avoids a Verilator simultation issue in top.cpp where the eval()
function is only called once per simultation loop.  If the clock and
reset are both changed and eval() is only called once, then any
combinational update due to a change in reset is not visible to the
sequential logic.  This avoids issues where the downstream compilation
utilities move synchronous reset logic outside of an always block that
describes a synchronous reset flip flop.

Reset now deasserts on time unit 10 and the clock ticks on time unit
11.

h/t @albert-magyar

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

Change a test to use emitChirrtl instead of emitFirrtl. This test
isn't supposed to be running the Scala FIRRTL Compiler, but the latter
method causes this to happen.

Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>

Compiler plugin implemented autoclonetype

The compiler plugin obviates the need for using stack traces to
determine outer objects in autoclonetype. When the plugin was used to
compile a given Bundle, it will no longer collect a stack trace upon
construction. This should have massive benefits to elaboration runtime.

This annotation adds memory import with inline generation for the
emmiter.
Supports both readmemh and readmemb statements based on argument.

* Adding ChiselEnum Documentation Entry

Added documentation for the ChiselEnum type with verified examples

* Fixed some doc ambiguity and repeated emitVerilog calls

* Added ChiselStage and commented out package definition since packages cannot be declared in single files

* Fixed issue with ChiselStage not being able to generate a module with parameters and bad package imports

* Opps on not adding _ after import

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Modified Bundle for ci and made changes to select naming scheme

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Added missing backticks

* Added space around error block quote

* Fixed md paragraph in code

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>

* Update docs/src/explanations/chisel-enum.md

Co-authored-by: Megan Wachs <megan@sifive.com>

* Fixed some comments and formatting

Co-authored-by: Megan Wachs <megan@sifive.com>
Co-authored-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>