1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
|
/*=======================================================================================*/
/* RISCV Sail Model */
/* */
/* This Sail RISC-V architecture model, comprising all files and */
/* directories except for the snapshots of the Lem and Sail libraries */
/* in the prover_snapshots directory (which include copies of their */
/* licences), is subject to the BSD two-clause licence below. */
/* */
/* Copyright (c) 2017-2023 */
/* Prashanth Mundkur */
/* Rishiyur S. Nikhil and Bluespec, Inc. */
/* Jon French */
/* Brian Campbell */
/* Robert Norton-Wright */
/* Alasdair Armstrong */
/* Thomas Bauereiss */
/* Shaked Flur */
/* Christopher Pulte */
/* Peter Sewell */
/* Alexander Richardson */
/* Hesham Almatary */
/* Jessica Clarke */
/* Microsoft, for contributions by Robert Norton-Wright and Nathaniel Wesley Filardo */
/* Peter Rugg */
/* Aril Computer Corp., for contributions by Scott Johnson */
/* Philipp Tomsich */
/* VRULL GmbH, for contributions by its employees */
/* */
/* All rights reserved. */
/* */
/* This software was developed by the above within the Rigorous */
/* Engineering of Mainstream Systems (REMS) project, partly funded by */
/* EPSRC grant EP/K008528/1, at the Universities of Cambridge and */
/* Edinburgh. */
/* */
/* This software was developed by SRI International and the University of */
/* Cambridge Computer Laboratory (Department of Computer Science and */
/* Technology) under DARPA/AFRL contract FA8650-18-C-7809 ("CIFV"), and */
/* under DARPA contract HR0011-18-C-0016 ("ECATS") as part of the DARPA */
/* SSITH research programme. */
/* */
/* This project has received funding from the European Research Council */
/* (ERC) under the European Union’s Horizon 2020 research and innovation */
/* programme (grant agreement 789108, ELVER). */
/* */
/* */
/* Redistribution and use in source and binary forms, with or without */
/* modification, are permitted provided that the following conditions */
/* are met: */
/* 1. Redistributions of source code must retain the above copyright */
/* notice, this list of conditions and the following disclaimer. */
/* 2. Redistributions in binary form must reproduce the above copyright */
/* notice, this list of conditions and the following disclaimer in */
/* the documentation and/or other materials provided with the */
/* distribution. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' */
/* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED */
/* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A */
/* PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR */
/* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, */
/* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF */
/* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND */
/* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, */
/* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT */
/* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF */
/* SUCH DAMAGE. */
/*=======================================================================================*/
/* Shared definitions for supervisor-mode page-table-entries and permission checks.
*
* These definitions are independent of xlen and do not involve
* accessing physical memory.
*/
/* PageSize */
let PAGESIZE_BITS = 12
/*
* Definitions for RV32, which has a single address translation mode: Sv32.
*/
type vaddr32 = bits(32)
type paddr32 = bits(34)
type pte32 = bits(32)
/* asid */
type asid32 = bits(9)
function curAsid32(satp : bits(32)) -> asid32 = {
let s = Mk_Satp32(satp);
s.Asid()
}
/* page table base from satp */
function curPTB32(satp : bits(32)) -> paddr32 = {
let s : Satp32 = Mk_Satp32(satp);
shiftl(zero_extend(s.PPN()), PAGESIZE_BITS)
}
/* Sv32 parameters and bitfield layouts */
let SV32_LEVEL_BITS = 10
let SV32_LEVELS = 2
let PTE32_LOG_SIZE = 2
let PTE32_SIZE = 4
bitfield SV32_Vaddr : vaddr32 = {
VPNi : 31 .. 12,
PgOfs : 11 .. 0
}
bitfield SV32_Paddr : paddr32 = {
PPNi : 33 .. 12,
PgOfs : 11 .. 0
}
bitfield SV32_PTE : pte32 = {
PPNi : 31 .. 10,
RSW : 9 .. 8,
BITS : 7 .. 0
}
/*
* Definitions for RV64, which has two defined address translation modes: Sv39 and Sv48.
*/
/* Sv48 and Sv64 are reserved but not defined. The size of the VPN
* increases by 9 bits through Sv39, Sv48 and Sv57, but not for Sv64.
* Also, the 45-bit size of the VPN for Sv57 exceeds the 44-bit size
* of the PPN in satp64. Due to these corner cases, it is unlikely
* that definitions can be shared across all four schemes, so separate
* definitions might eventually be needed for each translation mode.
*
* But to keep things simple for now, since Sv39 and Sv48 have the
* same PPN size, we share some definitions.
*/
type paddr64 = bits(56)
type pte64 = bits(64)
/* asid */
type asid64 = bits(16)
function curAsid64(satp : bits(64)) -> asid64 = {
let s = Mk_Satp64(satp);
s.Asid()
}
/* page table base from satp */
function curPTB64(satp : bits(64)) -> paddr64 = {
let s = Mk_Satp64(satp);
shiftl(zero_extend(s.PPN()), PAGESIZE_BITS)
}
/* Sv39 parameters and bitfield layouts */
let SV39_LEVEL_BITS = 9
let SV39_LEVELS = 3
let PTE39_LOG_SIZE = 3
let PTE39_SIZE = 8
type vaddr39 = bits(39)
bitfield SV39_Vaddr : vaddr39 = {
VPNi : 38 .. 12,
PgOfs : 11 .. 0
}
bitfield SV39_Paddr : paddr64 = {
PPNi : 55 .. 12,
PgOfs : 11 .. 0
}
bitfield SV39_PTE : pte64 = {
Ext : 63 .. 54,
PPNi : 53 .. 10,
RSW : 9 .. 8,
BITS : 7 .. 0
}
/* Sv48 parameters and bitfield layouts */
let SV48_LEVEL_BITS = 9
let SV48_LEVELS = 4
let PTE48_LOG_SIZE = 3
let PTE48_SIZE = 8
type vaddr48 = bits(48)
type pte48 = bits(64)
bitfield SV48_Vaddr : vaddr48 = {
VPNi : 47 .. 12,
PgOfs : 11 .. 0
}
bitfield SV48_Paddr : paddr64 = {
PPNi : 55 .. 12,
PgOfs : 11 .. 0
}
bitfield SV48_PTE : pte48 = {
Ext : 63 .. 54,
PPNi : 53 .. 10,
RSW : 9 .. 8,
BITS : 7 .. 0
}
/* The types below are parameterized by 'paddr and 'pte to support
* various architectural widths (e.g. RV32, RV64). ext_ptw supports
* extensions to the default address translation and page-table-walk.
*/
/* Result of a page-table walk. */
union PTW_Result('paddr : Type, 'pte : Type) = {
PTW_Success: ('paddr, 'pte, 'paddr, nat, bool, ext_ptw),
PTW_Failure: (PTW_Error, ext_ptw)
}
/* Result of address translation */
union TR_Result('paddr : Type, 'failure : Type) = {
TR_Address : ('paddr, ext_ptw),
TR_Failure : ('failure, ext_ptw)
}
|
