aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_insts_zicsr.sail
AgeCommit message (Expand)AuthorFilesLines
2024-01-31Update bitfield syntaxAlasdair1-45/+45
2023-10-17RISC-V Vector Extension SupportXinlai Wan1-0/+18
2023-10-11Implement menvcfgTim Hutt1-0/+7
2023-08-01Rename EXTZ and EXTSAlasdair1-9/+9
2023-05-29apply_headers: regenerate copyright headersupdate-copyright-headersPhilipp Tomsich1-1/+3
2023-05-29Fix minstret off-by-one when mcountinhibit is setTim Hutt1-2/+2
2023-03-14Use not() instead of ~() for boolean negation (#210)Alexander Richardson1-2/+2
2021-10-18scalar-crypto: Initial commit of 1.0.0-rc2 spec work. (#99)Ben Marshall1-0/+6
2021-07-29Use headache to apply copyright header at request of Peter Sewell.Robert Norton1-0/+68
2020-09-03Add the mstatush CSR for RV32, and hardwire the MBE and SBE fields to 0.Prashanth Mundkur1-0/+2
2020-04-27Add the mcountinhibit register.Prashanth Mundkur1-0/+3
2020-03-29Read pmpcfg* value back out when reporting its valueScott Johnson1-4/+4
2020-02-25Change operand order for csr instructions assembly to match spec. Fixes #34.Robert Norton1-2/+2
2020-02-25Revert "Further workaround for Sail mapping bug."Robert Norton1-2/+2
2020-02-06Handle locked TOR entries when writing PMP addresses.Prashanth Mundkur1-16/+16
2020-01-13Further workaround for Sail mapping bug.Robert Norton1-2/+2
2019-11-05Add extension point for checking CSR access.csr_extRobert Norton1-0/+2
2019-09-10Refactor CSR code to use scattered functions / mappings for ease of extension.Robert Norton1-6/+2
2019-07-09Add some missed logging guards.Prashanth Mundkur1-2/+4
2019-06-28Avoid implicit casts to stringAlasdair1-2/+2
2019-06-27Fix the lem target.Prashanth Mundkur1-20/+8
2019-06-21Checked locked flag on PMP reg writes, and add the special case for the pmpad...Prashanth Mundkur1-16/+16
2019-06-20Hook in csr reads/writes to PMP regs. Locked entries are not yet handled.Prashanth Mundkur1-3/+54
2019-05-14Improve the interface to access CSRs in extensions.Prashanth Mundkur1-2/+2
2019-05-10Rename regbits to regidx, to clarify the type is an index and not the content...Prashanth Mundkur1-1/+1
2019-05-10Use an explicit enum to indicate the retire status as opposed to a boolean to...Prashanth Mundkur1-2/+2
2019-05-07Allow overrides for mtvec/stvec accessors.Prashanth Mundkur1-4/+4
2019-04-24Add extended model from cheri-merge.Prashanth Mundkur1-4/+4
2019-02-19Use sizeof xlen instead of the value definitions of xlen.Prashanth Mundkur1-9/+9
2019-02-15Define counter CSRs, and guard accesses from RV32.Prashanth Mundkur1-85/+95
2019-02-12Start extracting bits of vmem that should be common to RV32, and add some def...Prashanth Mundkur1-4/+1
2019-02-11Fix mvendorid width.Prashanth Mundkur1-1/+1
2019-01-29Add CSRs for the 'N' extension arch state and expose to CSR read/write.Prashanth Mundkur1-3/+11
2019-01-25Factor out each extension into separate files, do some minor cleanup.Prashanth Mundkur1-0/+159
generated by cgit v1.1 at 2024-08-04 17:07:43 +0000