aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_insts_base.sail
AgeCommit message (Expand)AuthorFilesLines
2019-03-11Add tlbs for Sv32 and Sv48, and some fixes to sfence.vma.Prashanth Mundkur1-18/+10
2019-03-11Fixes for Sv39 TLB.Prashanth Mundkur1-5/+10
2019-03-04Minor edit for consistency.Prashanth Mundkur1-5/+5
2019-03-04Fix missed RV32 check for shamt in sll/srl.Prashanth Mundkur1-5/+13
2019-02-19Use sizeof xlen instead of the value definitions of xlen.Prashanth Mundkur1-39/+39
2019-02-15Add xlen guards on double-word operations to make them RV64-only.Prashanth Mundkur1-12/+12
2019-02-14Handle shamt being 5 bits in RV32 instead of 6; also fix a missed case of dis...Prashanth Mundkur1-8/+14
2019-02-11Fix xlen variable name.Prashanth Mundkur1-32/+32
2019-02-11Handle SXL/UXL not being present in mstatus in RV32 by using explicit getters...Prashanth Mundkur1-1/+1
2019-02-08Add xlen guards on encdec and assembly guards, and encdec for c.jal.Prashanth Mundkur1-11/+54
2019-01-29Add more of the 'N' standard extension.Prashanth Mundkur1-1/+3
2019-01-25SRET should be illegal if S-mode is not supported.Prashanth Mundkur1-1/+1
2019-01-25Factor out each extension into separate files, do some minor cleanup.Prashanth Mundkur1-0/+667