aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_insts_aext.sail
AgeCommit message (Expand)AuthorFilesLines
2024-04-12Remove & rename duplicate word_width <-> bytes mappingsTim Hutt1-3/+3
2024-02-08Shorten copyright notice at the top of each fileTim Hutt1-65/+3
2023-11-29Fix Store-Conditional assembly operand order and add parensPaul A. Clarke1-2/+2
2023-09-20Report the faulting virtual address in tvalAlex Richardson1-5/+5
2023-09-12Remove effectsTim Hutt1-1/+1
2023-08-01Rename EXTZ and EXTSAlasdair1-10/+10
2023-05-29apply_headers: regenerate copyright headersupdate-copyright-headersPhilipp Tomsich1-1/+3
2023-03-14Use not() instead of ~() for boolean negation (#210)Alexander Richardson1-2/+2
2023-03-06Add wildcard cases to matches to suppress Sail warnings. (#197)Robert Norton1-7/+7
2021-07-29Use headache to apply copyright header at request of Peter Sewell.Robert Norton1-0/+68
2021-05-27Fix Error_not_implemented exception on lr.rl or sc.aq.Robert Norton1-12/+12
2021-05-21Extend LR / SC / AMO execute for unused widths.Robert Norton1-9/+23
2021-05-21Fix internal error caused by invalid LR / SC / AMO widths.Robert Norton1-6/+19
2020-06-27A kinder, gentler splitting of ext_access_type's ReadWriteNathaniel Wesley Filardo1-4/+4
2020-01-13Fix 32-bit AMO min/max operations on RV64. Closes #27.Prashanth Mundkur1-10/+23
2019-11-13Fix amo assembly mapping, fixes #26.Prashanth Mundkur1-1/+1
2019-09-04Merge remote-tracking branch 'origin/master' into vmem_ext.vmem_extRobert Norton1-2/+2
2019-08-20Whitespace fixes to nuke tabs.no_castsPrashanth Mundkur1-2/+2
2019-08-19RISC-V spec, without implicit castsAlasdair Armstrong1-2/+2
2019-08-09Allow accumulation of information during page-table-walk for extensions.Prashanth Mundkur1-6/+6
2019-07-22Make a custom exception code available for extensions, and remove the E_CHERI...Prashanth Mundkur1-2/+2
2019-07-15Allow extensions to types of memory access, and factor out PTE and PTW defini...Prashanth Mundkur1-11/+11
2019-06-24Add PMP checks to physical memory accesses.Prashanth Mundkur1-10/+11
2019-06-24Narrow the external interface to riscv_mem to mem_{read,write,write_ea}.Prashanth Mundkur1-4/+4
2019-05-23Be more careful about matching only instructions that are defined for xlen be...Robert Norton1-6/+6
2019-05-10Rename regbits to regidx, to clarify the type is an index and not the content...Prashanth Mundkur1-4/+4
2019-05-10Use an explicit enum to indicate the retire status as opposed to a boolean to...Prashanth Mundkur1-24/+24
2019-05-02Push address calculation inside the data_check_addr hook and rename it to dat...rmn30Robert Norton1-9/+12
2019-05-01Add base address register as extra argument to ext_data_check_addr hook to as...Robert Norton1-3/+3
2019-04-24Add extended model from cheri-merge.Prashanth Mundkur1-105/+123
2019-03-06Fix a missed case of reservation cancellation.Prashanth Mundkur1-1/+1
2019-02-19Use sizeof xlen instead of the value definitions of xlen.Prashanth Mundkur1-10/+10
2019-02-15More RV32 fixes.Prashanth Mundkur1-5/+7
2019-02-15Add xlen guards on double-word operations to make them RV64-only.Prashanth Mundkur1-26/+26
2019-02-06Fix register rs2 read in AMO.Prashanth Mundkur1-1/+1
2019-01-25Add misa checks for instructions not in the base set.Prashanth Mundkur1-109/+124
2019-01-25Factor out each extension into separate files, do some minor cleanup.Prashanth Mundkur1-0/+230
generated by cgit v1.1 at 2024-07-10 07:17:30 +0000