index
:
sail-riscv.git
dependabot/github_actions/actions/attest-build-provenance-4
dependabot/github_actions/actions/download-artifact-8
dependabot/github_actions/actions/upload-artifact-7
epc_legalization
ext_check_phys_mem_alt
fence_noops
gdb
hpm_events
hpm_events_billmcspadden
hpm_events_billmcspadden__sail_error_message_is_terse
master
mem_meta
monads
optimize
priv_1_13
rpsene-patch-install-script-update
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
model
/
core
Age
Commit message (
Expand
)
Author
Files
Lines
17 hours
Add configuration option for reserved mtvec[MODE] values (#1533)
tongjiacheng
2
-6
/
+15
4 days
Move interrupt state to its own file (#1565)
Tim Hutt
2
-190
/
+193
2026-02-08
Remove some unused string mappings. (#1538)
Prashanth Mundkur
1
-31
/
+2
2026-02-04
Add unratified Zvabd extension (#1478)
Tinyueng
1
-0
/
+7
2026-02-04
Add LCOFI interrupt missed in Sscofpmf. (#1520)
Prashanth Mundkur
2
-15
/
+35
2026-02-01
Add the Zibi extension. (#1507)
2026-02-02-e7e6e07
tongjiacheng
1
-0
/
+4
2026-01-31
Add configuration option to handle reserved dynamic rounding modes. (#1491)
tongjiacheng
1
-0
/
+12
2026-01-30
Ensure physical memory access checks are not bypassed for failing store-condi...
Prashanth Mundkur
1
-0
/
+6
2026-01-24
Add configuration option for reserved behavior: odd number register for RV32Z...
2026-01-26-89935a8
tongjiacheng
1
-0
/
+12
2026-01-19
Remove N extension InterruptType values (#1492)
KotorinMinami
1
-9
/
+9
2026-01-18
Refactor the memory access type. (#1405)
Prashanth Mundkur
3
-20
/
+70
2026-01-16
Add Ssqosid extension (#379)
Ved Shanbhogue
1
-0
/
+6
2026-01-16
Add hypervisor helper to check if privilege level is virtual mode (#1482)
Nadime Barhoumi
1
-2
/
+6
2026-01-15
Add Hypervisor exception causes (#1480)
Nadime Barhoumi
2
-3
/
+22
2026-01-15
Use `bits(1)` and `0b0`/`0b1` consistently in place of `bit` and `bitone`/`bi...
Jordan Carlin
5
-22
/
+22
2026-01-14
Add Hypervisor interrupt causes (#1481)
Nadime Barhoumi
2
-29
/
+33
2026-01-14
Add configuration option for reserved behavior xenvcfg.CBIE = 0b10 (#1447)
tongjiacheng
2
-2
/
+23
2026-01-14
Rename the `ext_access_type` type to `mem_payload`. (#1479)
Prashanth Mundkur
3
-12
/
+20
2026-01-14
Add support for Smstateen and Ssstateen extensions (#910)
Nadime Barhoumi
2
-3
/
+22
2026-01-08
Centralize memory-access-to-fault conversions. (#1475)
2026-01-12-397a7e8
Prashanth Mundkur
1
-0
/
+23
2026-01-08
Add configuration option for reserved behavior `pmpcfg with r=0, w=1` (#1422)
tongjiacheng
1
-7
/
+16
2026-01-07
Use a consistent name for variables of MemoryAccessType. (#1474)
Prashanth Mundkur
3
-5
/
+5
2025-12-28
Add reserved_behavior.amocas_odd_registers config (#1403)
tongjiacheng
1
-0
/
+17
2025-12-21
Use private keyword in virtual memory code (#1310)
Alasdair Armstrong
3
-24
/
+26
2025-12-17
Add Zdinx to configuration and validate Zfinx-related dependencies (#1431)
Nadime Barhoumi
1
-1
/
+1
2025-12-16
Fix location of the `hartSupports_measure` function. (#1429)
Prashanth Mundkur
1
-19
/
+23
2025-12-08
Scatter termination.sail (#1376)
Valentin Robert
2
-3
/
+84
2025-12-08
Simplify read/write kinds (#1262)
Tim Hutt
1
-4
/
+10
2025-12-05
Use C++ Sail output (#1274)
Tim Hutt
3
-79
/
+79
2025-11-28
Fix unused variable warnings. (#1409)
Prashanth Mundkur
6
-16
/
+16
2025-11-26
Add support for Sstvala. (#1397)
Prashanth Mundkur
3
-3
/
+33
2025-11-25
Factor out a `prelude` module. (#1406)
Prashanth Mundkur
6
-354
/
+0
2025-11-18
Split config_print_platform into finer grained options (#1366)
KotorinMinami
1
-2
/
+10
2025-11-17
Slight refactor of address translation and PTE checks to ease implementing Zi...
Prashanth Mundkur
1
-5
/
+6
2025-11-14
Greatly simplify the code for reading & writing vector registers/masks (#1213)
Tim Hutt
1
-17
/
+12
2025-11-12
Add profile-defined extension Ssu64xl. (#1387)
Prashanth Mundkur
2
-0
/
+7
2025-11-12
Support a configurable reservation set size. (#1386)
Prashanth Mundkur
2
-0
/
+49
2025-11-07
Add Sstvecd to supported extensions. (#1377)
Prashanth Mundkur
2
-0
/
+8
2025-11-07
Implement a more accurate access type for CSR accesses. (#1369)
Prashanth Mundkur
3
-2
/
+6
2025-11-06
Rename the AccessType for memory to be more explicit. (#1368)
Prashanth Mundkur
3
-13
/
+13
2025-10-30
Unify the handling logic for scalar and vector multiplication. (#1299)
KotorinMinami
2
-0
/
+21
2025-10-28
Add more state change callbacks (#1354)
Tim Hutt
2
-3
/
+29
2025-10-21
Add gating for vector instructions. (#1170)
Wenyu Huang
1
-1
/
+1
2025-10-18
Add Zic64b extension (#1351)
Jordan Carlin
1
-0
/
+5
2025-10-18
Simplify vector_support_level (#1348)
KotorinMinami
2
-15
/
+17
2025-10-18
Improve float classify code (#1288)
Tim Hutt
2
-0
/
+58
2025-10-15
Improve trap_handler with TrapCause union (#1338)
Mingzhu Yan
1
-1
/
+52
2025-10-15
Update Sail compiler to 0.20 (#1341)
Jordan Carlin
2
-10
/
+7
2025-10-13
Add support for Zvfbfwma extension (#1185)
Nadime Barhoumi
1
-0
/
+5
2025-10-09
Add support for Zvfbfmin extension (#1184)
Nadime Barhoumi
1
-1
/
+8
[next]