aboutsummaryrefslogtreecommitdiff
path: root/src/rtos/rtos_ucos_iii_stackings.c
blob: c260b7f80cfb67e7791e70ac2683cf3691061ada (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
/***************************************************************************
 *   Copyright (C) 2017 by Square, Inc.                                    *
 *   Steven Stallion <stallion@squareup.com>                               *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program.  If not, see <http://www.gnu.org/licenses/>. *
 ***************************************************************************/

#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include <helper/types.h>
#include <rtos/rtos.h>
#include <rtos/rtos_standard_stackings.h>
#include <target/armv7m.h>

static const struct stack_register_offset rtos_uCOS_III_Cortex_M_stack_offsets[] = {
	{ 0x20, 32 },	/* r0   */
	{ 0x24, 32 },	/* r1   */
	{ 0x28, 32 },	/* r2   */
	{ 0x2c, 32 },	/* r3   */
	{ 0x00, 32 },	/* r4   */
	{ 0x04, 32 },	/* r5   */
	{ 0x08, 32 },	/* r6   */
	{ 0x0c, 32 },	/* r7   */
	{ 0x10, 32 },	/* r8   */
	{ 0x14, 32 },	/* r9   */
	{ 0x18, 32 },	/* r10  */
	{ 0x1c, 32 },	/* r11  */
	{ 0x30, 32 },	/* r12  */
	{ -2,   32 },	/* sp   */
	{ 0x34, 32 },	/* lr   */
	{ 0x38, 32 },	/* pc   */
	{ 0x3c, 32 },	/* xPSR */
};

const struct rtos_register_stacking rtos_uCOS_III_Cortex_M_stacking = {
	0x40,												/* stack_registers_size */
	-1,													/* stack_growth_direction */
	ARRAY_SIZE(rtos_uCOS_III_Cortex_M_stack_offsets),	/* num_output_registers */
	rtos_generic_stack_align8,							/* stack_alignment */
	rtos_uCOS_III_Cortex_M_stack_offsets				/* register_offsets */
};