aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)AuthorFilesLines
2017-02-10aarch64: slightly simplify breakpoint set functionMatthias Welwarsky1-6/+1
2017-02-10aarch64: remove bogus os_border calculationMatthias Welwarsky2-36/+5
2017-02-10aarch64: armv8 cache functions updateMatthias Welwarsky5-271/+353
2017-02-10aarch64: refactor armv8 dpmMatthias Welwarsky2-510/+440
2017-02-10aarch64: add basic Aarch32 supportMatthias Welwarsky7-83/+406
2017-02-10aarch64: update smp halt and resume to better facilitate CTIMatthias Welwarsky2-73/+82
2017-02-10aarch64: add cache handling when setting/deleting soft breakpointsMatthias Welwarsky1-0/+29
2017-02-10aarch64: add cache handling functionsMatthias Welwarsky4-1/+153
2017-02-10aarch64: disable interrupts when stepping [WIP]Matthias Welwarsky1-0/+32
2017-02-10aarch64: use correct instruction for software breakpointsMatthias Welwarsky3-3/+6
2017-02-10aarch64: report the correct reason for halting after singlestepMatthias Welwarsky2-13/+14
2017-02-10aarch64: fix register listMatthias Welwarsky1-33/+33
2017-02-10aarch64: fix duplication of register cacheMatthias Welwarsky1-3/+5
2017-02-10aarch64: remove code for AHB-AP supportMatthias Welwarsky3-181/+31
2017-02-10aarch64: fix stepping from addressMatthias Welwarsky1-1/+1
2017-02-10aarch64: remove references to armv7-rMatthias Welwarsky2-19/+9
2017-02-10aarch64: fix armv8_set_core_reg when destination is cpsrMatthias Welwarsky1-2/+8
2017-02-10aarch64: unify armv7-a and armv8 debug entry decodingMatthias Welwarsky4-33/+21
2017-02-10aarch64: use correct A64 instructions for cache handlingMatthias Welwarsky2-11/+10
2017-02-10aarch64: fix first examinationMatthias Welwarsky1-51/+42
2017-02-10aarch64: correct display for aarch64 stateMatthias Welwarsky1-11/+29
2017-02-10aarch64: use symbolic constant for register countMatthias Welwarsky1-4/+3
2017-02-10aarch64: remove armv7-a virt-to-phys codeMatthias Welwarsky3-93/+27
2017-02-10aarch64: clear breakpoint value register on removalMatthias Welwarsky1-0/+27
2017-02-10aarch64: correct breakpoint register offsetMatthias Welwarsky1-7/+4
2017-02-10aarch64: fix cache identificationMatthias Welwarsky2-28/+18
2017-02-10aarch64: fix reading of translation table registersMatthias Welwarsky2-11/+100
2017-02-10aarch64: fix entry into debug stateMatthias Welwarsky2-20/+16
2017-02-10aarch64: use symbolic opcodes instead of hex valuesMatthias Welwarsky1-7/+6
2017-02-10aarch64: fix accesses to SCTLR_ELn registerMatthias Welwarsky1-27/+142
2017-02-10aarch64: fix error recovery in aarch64_dpm_prepareMatthias Welwarsky1-4/+8
2017-02-10aarch64: formalize use of CTI in halt and resumeMatthias Welwarsky2-57/+68
2017-02-10aarch64: fix context and hybrid hardware breakpointsMatthias Welwarsky1-10/+17
2017-02-10aarch64: deconflict debug register namesMatthias Welwarsky2-127/+131
2017-02-10aarch64: Implement MA mode for bulk memory reads and writesMatthias Welwarsky1-84/+165
2017-02-10aarch64: make DCC read/write functions operate on struct armv8_commonMatthias Welwarsky1-30/+31
2017-02-10aarch64: introduce dpm extension for ARMv8Matthias Welwarsky9-260/+1400
2017-02-10target: add -ctibase config option in addition to -dbgbaseMatthias Welwarsky2-1/+21
2017-02-10aarch64: fix reading of MPIDRMatthias Welwarsky1-1/+2
2017-02-10aarch64: add symbolic definitions for armv8 opcodesMatthias Welwarsky2-0/+127
2017-02-10aarch64: Correct target state for hardware stepDavid Ung2-2/+12
2017-02-10aarch64: Enable resuming with addressDavid Ung1-9/+5
2017-02-10aarch64: Add instruction stepping support using hardware steppierre Kuo2-36/+14
2017-02-10aarch64: Enable halting debug mode on breakpoint setDavid Ung1-0/+12
2017-02-10aarch64: Add hardware breakpoint supportpierre Kuo1-20/+19
2017-02-10aarch64: Add ARMv8 AARCH64 support filesDavid Ung9-9/+3701
2017-02-10arm_dpm: Add 64bit register handling.David Ung2-86/+257
2017-02-10arm_dpm: Add new state ARM_STATE_AARCH64David Ung3-0/+8
2017-02-10target: Add 64-bit target address supportDongxue Zhang54-527/+663
2017-01-20arm_dpm: avoid duplicating the register cacheMatthias Welwarsky1-4/+7
generated by cgit v1.1 at 2024-08-18 17:26:15 +0000