aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)AuthorFilesLines
2023-12-21Merge pull request #976 from riscv/from_upstreamTim Newsome23-282/+1289
2023-12-15Clean up clang static analyzer complaints.Tim Newsome2-30/+27
2023-12-11Merge pull request #959 from en-sc/en-sc/progbuf-mem-writeTim Newsome5-146/+273
2023-12-07Update riscv/debug_defines (to sync with riscv-debug-spec:40b9a05)Kirill Radkin5-1297/+850
2023-12-07target/riscv: improve error handling in `write_memory_progbuf()`Evgeniy Naydanov5-146/+273
2023-12-05Merge commit 'd4575b647a3603200a9bb4a784d170f792ab88d0' into from_upstreamTim Newsome5-20/+39
2023-12-05Merge commit 'a9080087d82688043ca216d50926228d09631297' into from_upstreamTim Newsome9-194/+858
2023-12-05Merge commit 'eba5d211937d1ebcb3669810ff63ad1083600b67' into from_upstreamTim Newsome3-39/+91
2023-12-05Merge commit 'bcaac692d0fce45189279a4c80cbd6852e4bbf4e' into from_upstreamTim Newsome12-30/+302
2023-12-01target/riscv: avoid using VLA in `log_debug_reg()`Evgeniy Naydanov1-1/+6
2023-12-01target/riscv: report helpfull location during register decodeEvgeniy Naydanov1-4/+6
2023-11-29fix erroneously-resolved merge conflictParshintsev Anatoly1-2/+2
2023-11-27breakpoints: Fix endless loop in bp/wp_clear_targetKirill Radkin1-23/+12
2023-11-27Merge commit '4b1ea8511a7da9d7201df40302e3341c6e97ffdd' into from_upstreamTim Newsome10-34/+90
2023-11-27Merge commit '022e438292de992cc558f268b2679e76ad313db6' into from_upstreamTim Newsome3-47/+137
2023-11-20Merge commit '18281b0c497694d91c5608be54583172838be75c' into from_upstreamTim Newsome9-1/+118
2023-11-18target: fix segmentation fault on target createAntonio Borneo1-1/+1
2023-11-18target: use boolean values for 'valid' and 'dirty' flagsAntonio Borneo4-19/+19
2023-11-17Merge pull request #963 from kr-sc/kr-sc/no-free-triggersTim Newsome1-1/+1
2023-11-16Merge pull request #958 from riscv/set_field_get_fieldTim Newsome5-39/+73
2023-11-16Merge pull request #957 from riscv/sbbusyerrorTim Newsome1-7/+37
2023-11-16When an attempt to set watchpoint fails because there is no free triggers Ope...Kirill Radkin1-1/+1
2023-11-15target/riscv: Handle sbbusyerror in read_memory_bus_v1Tim Newsome1-7/+37
2023-11-15target/riscv: Replace [sg]et_field macros with functions.Tim Newsome5-39/+73
2023-11-15target/riscv: replace `__PRETTY_FUNCTION__` with `__func__`Evgeniy Naydanov2-6/+5
2023-11-15target/riscv: dump_field() shouldn't always decodeEvgeniy Naydanov1-10/+14
2023-11-13Merge pull request #961 from en-sc/en-sc/coreid-target-riscvTim Newsome2-6/+6
2023-11-11target: Add a debug_reason commandPeter Collingbourne1-0/+19
2023-11-11target/breakpoints: make breakpoint_watchpoint_remove_all staticErhan Kurubas1-1/+1
2023-11-11target: fix a memory leak in image_openEvgeniy Naydanov1-8/+14
2023-11-11target/mips32: update mips32 config register parsingWalter Ji2-7/+321
2023-11-11target: Fix get_reg, prevent returning invalid dataMarek Vrbka1-1/+1
2023-11-11target/target: Use boolean values for 'valid' flagMarc Schink1-2/+2
2023-11-10Merge pull request #928 from AnastasiyaChernikova/triggersTim Newsome2-9/+146
2023-11-10target/riscv: clarify usage of `coreid`Evgeniy Naydanov2-6/+6
2023-11-09target/riscv: Replace watchpoint value mask comparison value with macro.Marek Vrbka1-4/+1
2023-11-07Merge pull request #954 from riscv/from_upstreamTim Newsome49-318/+706
2023-11-07Merge pull request #952 from MarekVCodasip/stop-caching-dpcTim Newsome1-2/+0
2023-11-07target/riscv: cache requests to trigger configurationAnastasiya Chernikova2-9/+146
2023-11-06Merge commit '05ee88915520d1dd82da94a016a9374a1f3a8129' into from_upstreamTim Newsome49-318/+706
2023-11-03target/riscv: gdb_regno_name takes an enum.Tim Newsome1-1/+1
2023-11-03Merge pull request #896 from AnastasiyaChernikova/ac-sc2Tim Newsome5-482/+298
2023-11-03Merge pull request #947 from riscv/from_upstreamTim Newsome34-182/+1377
2023-11-03target/riscv: Stop caching writes to DPCMarek Vrbka1-2/+0
2023-11-02Merge pull request #945 from kr-sc/kr-sc/fix-mmu-access-upstreamTim Newsome1-19/+29
2023-11-02target/riscv: Adding register tables to make register names consistentAnastasiya Chernikova5-482/+298
2023-10-30target/riscv: Prevent dump_field() reading uninitialized memoryTim Newsome1-1/+6
2023-10-30target/riscv: Fix memory access when MMU is enabled and address couldn't be t...Kirill Radkin1-19/+29
2023-10-27Merge commit '9f23a1d7c1e27c556ef9787b9d3f263f5c1ecf24' into from_upstreamTim Newsome34-182/+1377
2023-10-27Merge pull request #942 from riscv/from_upstreamTim Newsome27-257/+2374