aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-12-21Merge pull request #976 from riscv/from_upstreamTim Newsome57-371/+1831
2023-12-18Merge pull request #978 from riscv/static_checksTim Newsome2-30/+27
2023-12-15Clean up clang static analyzer complaints.Tim Newsome2-30/+27
2023-12-15Merge pull request #980 from en-sc/en-sc/remove-gd32vf103_incTim Newsome1-8/+0
2023-12-14contrib/loaders/flash: remove unused gd32vf103.incEvgeniy Naydanov1-8/+0
2023-12-11Merge pull request #959 from en-sc/en-sc/progbuf-mem-writeTim Newsome5-146/+273
2023-12-11Merge pull request #973 from kr-sc/kr-sc/update-debug-defines-osTim Newsome5-1297/+850
2023-12-07Update riscv/debug_defines (to sync with riscv-debug-spec:40b9a05)Kirill Radkin5-1297/+850
2023-12-07target/riscv: improve error handling in `write_memory_progbuf()`Evgeniy Naydanov5-146/+273
2023-12-06Merge pull request #972 from en-sc/en-sc/decode-locationTim Newsome1-5/+12
2023-12-05Merge commit 'd4575b647a3603200a9bb4a784d170f792ab88d0' into from_upstreamTim Newsome15-53/+350
2023-12-05Merge commit 'a9080087d82688043ca216d50926228d09631297' into from_upstreamTim Newsome30-232/+1004
2023-12-05Merge commit 'eba5d211937d1ebcb3669810ff63ad1083600b67' into from_upstreamTim Newsome5-54/+108
2023-12-05Merge commit 'bcaac692d0fce45189279a4c80cbd6852e4bbf4e' into from_upstreamTim Newsome15-37/+374
2023-12-01target/riscv: avoid using VLA in `log_debug_reg()`Evgeniy Naydanov1-1/+6
2023-12-01target/riscv: report helpfull location during register decodeEvgeniy Naydanov1-4/+6
2023-11-30Merge pull request #969 from aap-sc/aap-sc/final_november_2023_upstream_sync_...Tim Newsome1-2/+2
2023-11-29fix erroneously-resolved merge conflictParshintsev Anatoly1-2/+2
2023-11-29Merge pull request #967 from riscv/from_upstreamTim Newsome98-480/+3186
2023-11-27breakpoints: Fix endless loop in bp/wp_clear_targetKirill Radkin1-23/+12
2023-11-27Merge commit '4b1ea8511a7da9d7201df40302e3341c6e97ffdd' into from_upstreamTim Newsome60-284/+1507
2023-11-27Merge commit '022e438292de992cc558f268b2679e76ad313db6' into from_upstreamTim Newsome3-47/+137
2023-11-20Merge commit '18281b0c497694d91c5608be54583172838be75c' into from_upstreamTim Newsome40-148/+1552
2023-11-18target: fix segmentation fault on target createAntonio Borneo1-1/+1
2023-11-18target: use boolean values for 'valid' and 'dirty' flagsAntonio Borneo4-19/+19
2023-11-18nor: rsl10: fix minor coding styleAntonio Borneo1-2/+4
2023-11-17Merge pull request #963 from kr-sc/kr-sc/no-free-triggersTim Newsome1-1/+1
2023-11-16Merge pull request #958 from riscv/set_field_get_fieldTim Newsome5-39/+73
2023-11-16Merge pull request #957 from riscv/sbbusyerrorTim Newsome1-7/+37
2023-11-16Merge pull request #951 from en-sc/en-sc/scan-dump-regTim Newsome2-13/+16
2023-11-16When an attempt to set watchpoint fails because there is no free triggers Ope...Kirill Radkin1-1/+1
2023-11-15target/riscv: Handle sbbusyerror in read_memory_bus_v1Tim Newsome1-7/+37
2023-11-15target/riscv: Replace [sg]et_field macros with functions.Tim Newsome5-39/+73
2023-11-15target/riscv: replace `__PRETTY_FUNCTION__` with `__func__`Evgeniy Naydanov2-6/+5
2023-11-15target/riscv: dump_field() shouldn't always decodeEvgeniy Naydanov1-10/+14
2023-11-13Merge pull request #961 from en-sc/en-sc/coreid-target-riscvTim Newsome2-6/+6
2023-11-11contrib/rtos-helpers/FreeRTOS-openocd: change license to CC0-1.0Antonio Borneo1-1/+1
2023-11-11LICENSES: Add the CC0-1.0 licenseAntonio Borneo2-0/+131
2023-11-11pld/certus: fix crash when loading bitstreamDaniel Anselmi1-0/+1
2023-11-11tcl/board: Add TI AM273 launchpad configNishanth Menon1-0/+25
2023-11-11tcl/target/ti_k3: Add AM273 SoCNishanth Menon1-0/+21
2023-11-11tcl/board: Add TI AM263 launchpad configNishanth Menon1-0/+25
2023-11-11tcl/target/ti_k3: Add AM263 SoCNishanth Menon1-0/+18
2023-11-11tcl/board: Add TI AM243 launchpad configNishanth Menon1-0/+25
2023-11-11tcl/target/ti_k3: Add AM243 SoCNishanth Menon1-0/+9
2023-11-11tcl/target/ti_k3: Sort the SoC documentation alphabeticallyNishanth Menon1-10/+10
2023-11-11tcl/target/ti_k3: Make Cortex-A processors optionalNishanth Menon1-16/+18
2023-11-11tcl/target/ti_k3: Convert memory access ap port num as a variableNishanth Menon1-1/+4
2023-11-11tcl/target/ti_k3: Convert Cortex-R5 ap port num as a variableNishanth Menon1-2/+3
2023-11-11tcl/target/ti_k3: Convert sysctrl ap port num as a variableNishanth Menon1-2/+5
generated by cgit v1.1 at 2024-10-12 14:23:29 +0000