aboutsummaryrefslogtreecommitdiff
path: root/src/target/mips32.h
AgeCommit message (Expand)AuthorFilesLines
2024-03-16target/mips32: add fpu access supportWalter Ji1-0/+41
2024-03-09target/mips32: add dsp access supportWalter Ji1-1/+19
2024-01-06target/mips32: optimize pracc accessWalter Ji1-30/+57
2024-01-06target/mips32: update coprocessor 0 commandWalter Ji1-2/+8
2024-01-06target/mips32: add cpu info detectionWalter Ji1-73/+92
2023-11-18mips32: MIPS32_OP_SRL was using SRA opcode.Tobias Diedrich1-2/+4
2023-11-11target/mips32: update mips32 config register parsingWalter Ji1-0/+218
2023-10-25target/mips32: rework mips core register related functionsWalter Ji1-1/+167
2023-08-26mips32: add per-cpu quirks featureArtur Rojek1-0/+12
2023-05-27target: use unsigned int for timeout_msAntonio Borneo1-1/+1
2022-08-14target: consolidate existing target/algo common_magicTomas Vanek1-3/+4
2022-07-23openocd: src/target: replace the GPL-2.0-or-later license tagAntonio Borneo1-13/+2
2021-07-20target/mips: rename CamelCase symbolsAntonio Borneo1-12/+12
2020-07-26target: fix minor typos and duplicated wordsAntonio Borneo1-1/+1
2018-04-10target, flash: prepare infrastructure for multi-block blank checkTomas Vanek1-1/+1
2017-05-08mips32: add micromips isa handlingSalvador Arroyo1-0/+14
2017-05-08mips32, add support for micromips in debug modeSalvador Arroyo1-77/+147
2017-05-08mips32, add microMips instruction subsetSalvador Arroyo1-0/+95
2017-02-10target: Add 64-bit target address supportDongxue Zhang1-3/+3
2016-10-30flash/nor: Add erased_value to drivers and pass it to targetsAndreas Färber1-1/+1
2016-10-04mips: Added #define for scan_delay legacy mode default valueKent Brinkley1-0/+2
2016-05-24Make #include guard naming consistentMarc Schink1-3/+3
2016-05-24Remove FSF address from GPL noticesMarc Schink1-3/+1
2015-02-11mips32: add gdb target description supportAntony Pavlov1-0/+1
2015-02-11mips32: use 'unsigned int' for CPU register indicesAntony Pavlov1-2/+2
2014-11-24mips32: fix typosAntony Pavlov1-1/+1
2013-08-07gdb_server: support gdb target descriptionHsiangkai Wang1-1/+2
2013-07-17mips32: add jump instructionOleksij Rempel1-0/+2
2013-06-05update files to correct FSF addressSpencer Oliver1-1/+1
2012-11-16mips: optimize mips_ejtag_step_disable() codeSalvador Arroyo1-0/+2
2012-02-06build: cleanup src/target directorySpencer Oliver1-18/+14
2011-08-09mips32: Sync Caches to Make Instr Writes EffectiveDrasko DRASKOVIC1-24/+88
2011-08-09mips32: Added CP0 coprocessor R/W routinesDrasko DRASKOVIC1-0/+5
2011-06-05mips: add nor flash write from memory blockStefan Mahr1-1/+5
2011-01-04mips32: add fastdata loader working areaSpencer Oliver1-0/+3
2010-04-11TARGET/MIPS32: review scope of functionsAntonio Borneo1-2/+0
2010-02-28MIPS: add mips algorithm supportSpencer Oliver1-0/+10
2010-01-09MIPS: update arch_info access to match other targetsSpencer Oliver1-2/+15
2010-01-07MIPS: whitespace cleanupSpencer Oliver1-1/+1
2010-01-05MIPS: merge mips fast_data patch from David N. ClaffeyDavid Claffey1-0/+2
2009-12-13target files shouldn't #include <target/...h>David Brownell1-2/+2
2009-12-03change #include "target.h" to <target/target.h>Zachary T Welch1-1/+1
2009-12-03change #include "mips32_pracc.h" to <target/mips32_pracc.h>Zachary T Welch1-1/+1
2009-11-19target: create/use register_cache_invalidate()David Brownell1-1/+0
2009-11-16target: no implicit #includes of "register.h"David Brownell1-1/+0
2009-11-13command_context_t -> struct command_contextZachary T Welch1-1/+1
2009-11-13target_t -> struct targetZachary T Welch1-14/+14
2009-11-13reg_t -> struct regZachary T Welch1-1/+1
2009-11-13reg_cache_t -> struct reg_cacheZachary T Welch1-2/+2
2009-11-13mips_ejtag_t -> struct mips_ejtagZachary T Welch1-1/+1
generated by cgit v1.1 at 2024-11-16 06:51:49 +0000