aboutsummaryrefslogtreecommitdiff
path: root/doc/openocd.texi
diff options
context:
space:
mode:
authorianst <ianst@cadence.com>2023-12-06 14:34:09 -0800
committerAntonio Borneo <borneo.antonio@gmail.com>2024-01-13 14:38:51 +0000
commit04eda372634f995c732bed4f67855be258ab0e41 (patch)
tree835b7abd684a4fa9d4f9286598b7d9ea10383cd5 /doc/openocd.texi
parent22ebb693b62fd05bcbe2c0101e180b92ca5b11f3 (diff)
downloadriscv-openocd-04eda372634f995c732bed4f67855be258ab0e41.zip
riscv-openocd-04eda372634f995c732bed4f67855be258ab0e41.tar.gz
riscv-openocd-04eda372634f995c732bed4f67855be258ab0e41.tar.bz2
target/xtensa: extra debug info for "xtensa exe" failures
- Read and display EXCCAUSE on exe error - Clean up error messages - Clarify "xtensa exe" documentation Signed-off-by: ianst <ianst@cadence.com> Change-Id: I90ed39f6afb6543c0c873301501435384b4dccbe Reviewed-on: https://review.openocd.org/c/openocd/+/7982 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Diffstat (limited to 'doc/openocd.texi')
-rw-r--r--doc/openocd.texi9
1 files changed, 5 insertions, 4 deletions
diff --git a/doc/openocd.texi b/doc/openocd.texi
index 53730ea..e4d4dc5 100644
--- a/doc/openocd.texi
+++ b/doc/openocd.texi
@@ -11600,13 +11600,14 @@ This feature is not well implemented and tested yet.
@end deffn
@deffn {Command} {xtensa exe} <ascii-encoded hexadecimal instruction bytes>
-Execute arbitrary instruction(s) provided as an ascii string. The string represents an integer
-number of instruction bytes, thus its length must be even.
+Execute one arbitrary instruction provided as an ascii string. The string represents an integer
+number of instruction bytes, thus its length must be even. The instruction can be of any width
+that is valid for the Xtensa core configuration.
@end deffn
@deffn {Command} {xtensa dm} (address) [value]
-Read or write Xtensa Debug Module (DM) registers. @var{address} is required for both reads
-and writes and is a 4-byte-aligned value typically between 0 and 0x3ffc. @var{value} is specified
+Read or write Xtensa Debug Module (DM) registers. @var{address} is required for both reads
+and writes and is a 4-byte-aligned value typically between 0 and 0x3ffc. @var{value} is specified
only for write accesses.
@end deffn