aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2024-02-21Add CSR fields of mtopiYenHaoChen1-0/+3
2024-02-18Remove erroneous MSTATEEN0[H]_HENVCFGH macros (#230)Andrew Waterman1-2/+0
MSTATEEN0[H]_HENVCFG should be used instead. Resolves #229
2024-02-15Add CSR fields of hvictl (#228)YenHaoChen1-0/+6
2024-02-12Made Typo correction in READ.MD (#223) (#227)akshaykumars6141-1/+1
2024-02-03Add Zicfilp codes (#225)mylai-mtk3-0/+6
2024-01-08Add `.rv32` on rv32_zbs and rv32_zbb instructions (#220)hirooih7-15/+22
* Add .rv32 on rv32_zbs instructions to be consistent with slli, srli, and srai. Signed-off-by: Hiroo HAYASHI <24754036+hirooih@users.noreply.github.com> * Add .rv32 on rv32_zbb instructions - zext.h.rv32, rev8.rv32, and rori.rev32 - rev8.rv32, and rori.rev32 are also aliased in rv32_{zk,zkn,zks,zbkb} - only rv32_zks is shown in the extension field Signed-off-by: Hiroo HAYASHI <24754036+hirooih@users.noreply.github.com> --------- Signed-off-by: Hiroo HAYASHI <24754036+hirooih@users.noreply.github.com>
2024-01-08Add missing `-n0` (#219)hirooih2-4/+4
add `_n0' on `rd` for `c.li`, `c.mv`, `c.add`, and `c.lqsp`. Signed-off-by: Hiroo HAYASHI <24754036+hirooih@users.noreply.github.com>
2023-12-25update mstateen0 fields (#218)Ved Shanbhogue1-1/+4
2023-12-23Merge pull request #216 from ved-rivos/ssqosidAndrew Waterman2-0/+5
Add unratified srmcfg CSR
2023-12-23Merge pull request #217 from ved-rivos/zacas_ratifiedAndrew Waterman2-0/+0
Update Zacas as ratified
2023-12-23mark zacas ratifiedVed Shanbhogue2-0/+0
2023-12-23add srmcfg CSRVed Shanbhogue2-0/+5
2023-11-27Merge pull request #212 from ved-rivos/sw_check_exceptionAndrew Waterman1-0/+2
Add software check and hardware error faults
2023-11-27Merge pull request #211 from ved-rivos/zicfiss_instsAndrew Waterman3-0/+26
Add unratified Zicfiss extension instructions
2023-11-27CSR fields introduced by Zicfilp (#210)Ved Shanbhogue1-0/+8
2023-11-25add software check and hardware error faultsVed Shanbhogue1-0/+2
2023-11-25add zicfiss instructionsVed Shanbhogue1-0/+14
2023-11-25add compressed zicfiss instructionsVed Shanbhogue1-0/+5
2023-11-25add pseudoops for zicfiss instsVed Shanbhogue1-0/+7
2023-11-24Merge pull request #209 from ved-rivos/zicfissAndrew Waterman2-0/+4
Add CSR fields and SSP CSR introduced by unratified Zicfiss extension
2023-11-24SSP CSR introduced by ZicfissVed Shanbhogue1-0/+1
2023-11-24CSR fields introduced by ZicfissVed Shanbhogue1-0/+3
2023-11-01Merge pull request #206 from ved-rivos/zabhaAndrew Waterman1-0/+23
Add unratified Zabha extension
2023-10-29Add Zabha AMO inst code pointsVed Shanbhogue1-0/+23
2023-10-26Merge pull request #205 from tomhepworth/masterAndrew Waterman1-1/+3
Clarified syntax of regular instructions
2023-10-26Clarified syntax of regular instructionsThomas Hepworth1-1/+3
See https://github.com/riscv/riscv-opcodes/issues/204 Before this change the text implied that bit encodings and variable arguments could not be mixed in the list of instruction arguments. Signed-off-by: Thomas Hepworth <tomhepworth@hotmail.co.uk>
2023-10-20Merge pull request #201 from mehnadnerd/masterAndrew Waterman1-0/+8
Adding Zalasr
2023-10-19Making explicit that the aq bit is set for load-acquire, rl bit is set for ↵brs1-8/+8
store-releasee
2023-10-18Changing it so Zalasr has one bit hardcoded for each, to reduce opcode ↵brs1-8/+8
confusion hopefully
2023-10-18Adding load-acquire/store-release. Note they are written here as `lb.` for ↵brs1-0/+8
the load-acquire byte (so `lb.aq` and `lb.aqrl`), I'm not sure that will work but it passes the tests here.
2023-10-17Add pseudo-instructions for Zimop/Zcmop (#194)Ved Shanbhogue3-51/+114
* add mop.r.N and mop.rr.N pseudo-inst * add c.mop.N pseudo-inst * add arg_lut entries and emitted pseudoops for Zimop/Zcmop * add pseudoinsts for Zimop * add pseudoinsts for Zcmop * update zcmop mnemonics * update zcmop mnemonics
2023-10-17Merge pull request #202 from a4lg/remove-zvamoAndrew Waterman1-41/+0
Remove unratified `Zvamo` instructions from `rv_v`
2023-10-16Remove unratified 'Zvamo' instructions from rv_vTsukasa OI1-41/+0
If this is the only thing happening, I would have just moved those instructions to unratified/rv_zvamo. The reason I didn't is, there is the 'Zabha' extension (containing subword AMO instructions) in the fast track and 8-bit vector AMO instructions conflict with it.
2023-10-09Merge pull request #200 from felixhauptmann/masterAndrew Waterman2-131/+131
Fix artifact generation
2023-10-10fix csv parsingFelix Hauptmann2-131/+131
2023-09-28Merge pull request #198 from sequencer/sdextNeel Gala1-0/+0
rename rv_debug to rv_sdext
2023-09-28rename rv_debug to rv_sdextJiuyang Liu1-0/+0
2023-09-27Merge pull request #197 from sequencer/split_debugAndrew Waterman2-1/+2
split dret from rv_system to rv_debug
2023-09-27split dret from rv_system to rv_debugJiuyang Liu2-1/+2
Because neither priv and unpriv isa mentions dret, and debug is lived in a standalone spec, move dret out from rv_system, while putting it into rv_debug
2023-09-26Merge pull request #195 from sequencer/constant_csvAndrew Waterman5-611/+590
split arg_lut, causes, csr, csr32 from constants.py
2023-09-25split arg_lut, causes, csr, csr32 from constants.pyJiuyang Liu5-611/+590
2023-09-24Merge pull request #196 from sequencer/patch-1Andrew Waterman1-1/+0
Remove duplicate zimm
2023-09-25Remove duplicate zimmJiuyang Liu1-1/+0
Signed-off-by: Jiuyang Liu <liu@jiuyang.me>
2023-09-23Merge pull request #193 from riscv/fix-changes-in-189Neel Gala1-0/+3
retain the original shift instructions as pseudo-ops as well
2023-09-20retain the original shift instructions as pseudo-ops as wellNeel Gala1-0/+3
This is how its done in rv32_i as well.
2023-09-19Merge pull request #192 from sequencer/fix_dupAndrew Waterman1-5/+5
fix instruction duplication between rv128_c and rv64_c
2023-09-20fix instruction duplication between rv128_c and rv64_cJiuyang Liu1-5/+5
2023-09-16Merge pull request #189 from charlie-rivos/support_rv32_shiftAndrew Waterman1-3/+3
Generate compressed shift instructions for rv32
2023-09-16Merge pull request #188 from charlie-rivos/fix_c_addiwAndrew Waterman2-7/+4
C.ADDIW cannot have an rd of 0
2023-09-15Generate compressed shift instructions for rv32Charlie Jenkins1-3/+3
The non-compressed shift instructions have _rv32 versions. Do the same for the compressed shift instructions. Signed-off-by: Charlie Jenkins <charlie@rivosinc.com>
generated by cgit v1.1 at 2024-08-16 04:59:51 +0000