aboutsummaryrefslogtreecommitdiff
path: root/rv32_zbb
diff options
context:
space:
mode:
authorNeel Gala <neelgala@incoresemi.com>2022-04-08 17:53:54 +0530
committerNeel Gala <neelgala@incoresemi.com>2022-04-08 20:11:59 +0530
commit5c2670bd8fb784f479cfb56173e3cf77eec28bf4 (patch)
treec02dcf2b8fa8e9af65a4963900afdb61ec28e86d /rv32_zbb
parentf2fd4900318db42d2c7ab9495645a161ef8de4fd (diff)
downloadriscv-opcodes-5c2670bd8fb784f479cfb56173e3cf77eec28bf4.zip
riscv-opcodes-5c2670bd8fb784f479cfb56173e3cf77eec28bf4.tar.gz
riscv-opcodes-5c2670bd8fb784f479cfb56173e3cf77eec28bf4.tar.bz2
migrate Zbb-Extension opcodes
- aliases have been revised to use $pseudo_op syntax - split the instructions into multiple files as per new file naming policy - some pseudo ops depend on unratified instructions.
Diffstat (limited to 'rv32_zbb')
-rw-r--r--rv32_zbb3
1 files changed, 3 insertions, 0 deletions
diff --git a/rv32_zbb b/rv32_zbb
new file mode 100644
index 0000000..cadea09
--- /dev/null
+++ b/rv32_zbb
@@ -0,0 +1,3 @@
+$pseudo_op rv_zbe::pack zext.h rd rs1 31..25=0x04 24..20=0 14..12=0x4 6..0=0x33
+$pseudo_op rv64_zbp::grevi rev8 rd rs1 31..20=0x698 14..12=5 6..0=0x13
+$pseudo_op rv64_zbb::rori rori rd rs1 31..25=0x30 shamtw 14..12=5 6..2=0x04 1..0=3