aboutsummaryrefslogtreecommitdiff
path: root/src/a.tex
AgeCommit message (Expand)AuthorFilesLines
2019-12-27FENCE.I isn't in the I baseAndrew Waterman1-1/+1
2019-12-13A extension v2.1 has been ratifiedRatified-IMAFDQCAndrew Waterman1-1/+1
2019-10-11Incorporate feedback from Paul DonahueAndrew Waterman1-2/+2
2019-10-06Incorporate Anthony Coulter's feedbackAndrew Waterman1-3/+4
2019-10-02Address some of Derek's feedbacklrscAndrew Waterman1-15/+4
2019-10-02Fix editing error that allowed FENCE.I in LR/SC sequencesAndrew Waterman1-2/+3
2019-10-02Fix typoAndrew Waterman1-1/+1
2019-10-02Incorporate aspects of PR #444Andrew Waterman1-5/+17
2019-10-02Avoid using "virtual address" in normative text of unprivileged spec (#430)Andrew Waterman1-2/+5
2019-10-02Incorporate some of #416 and #418Andrew Waterman1-17/+57
2019-10-02More LR/SC feedbackAndrew Waterman1-4/+5
2019-10-02Move CAS code figure to the same page it's referenced onAndrew Waterman1-34/+32
2019-10-02Introduce "reservation set" terminologyAndrew Waterman1-44/+53
2019-10-02More Derek feedbackAndrew Waterman1-3/+2
2019-10-02Address Derek's feedbackAndrew Waterman1-23/+29
2019-10-02Constrained loops must use same *virtual* address for SCAndrew Waterman1-2/+2
2019-10-02Incorporate Dan's feedbackAndrew Waterman1-25/+26
2019-10-02More LR/SC updatesAndrew Waterman1-1/+5
2019-10-02Remove page breaksAndrew Waterman1-2/+0
2019-10-02Weaken LR/SC progress guaranteeAndrew Waterman1-49/+106
2019-07-30Use consistent terms for exception typesAndrew Waterman1-4/+4
2019-05-15Correct iteration in LR/SC CAS example. (#384)David-Horner1-2/+3
2019-05-07Clarify the behaviour of LR.W/D and SC.W/DColumbus2401-7/+9
2019-02-08Clarify behavior of LR.rl and SC.aq (#339)Andrew Waterman1-3/+6
2019-01-17JALR is not allowed within LR/SC sequencesAndrew Waterman1-1/+1
2018-12-10subset -> extensionAndrew Waterman1-3/+3
2018-11-16Improved wording.Krste Asanovic1-2/+2
2018-11-16Clarified that LR/SC forward progress guarantee might only hold for a subset ...Krste Asanovic1-3/+5
2018-11-07Describe the AMOs as "bitwise", not "logical" (#259)Palmer Dabbelt1-2/+2
2018-11-06Allow access exceptions to be reported on misaligned atomic memory operations...Krste Asanovic1-10/+18
2018-08-12Removed redundant text that LR can reserve a different subset on each invocat...Krste Asanovic1-3/+1
2018-08-09Clarified reservation range and that SC only pairs with immediately preceding...Krste Asanovic1-20/+25
2018-08-07Clarified A definitions.Krste Asanovic1-27/+18
2018-08-06Removed obsolete commentary.Krste Asanovic1-11/+0
2018-07-06Merge branch 'misc-fixes' of https://github.com/tymcauley/riscv-isa-manual in...Andrew Waterman1-1/+1
2018-06-18Strengthen guidance on the need to clear a reservation using SC (#198)Alex Bradbury1-2/+3
2018-06-16Fixed grammar inconsistency in a.tex.Tynan McAuley1-1/+1
2018-06-14Fix outdated commentary about LR/SC and context switchingAndrew Waterman1-6/+2
2018-06-11Remove misleading note about AMOSWAP elisionAndrew Waterman1-6/+0
2018-05-06Luke's feedbackAndrew Waterman1-1/+1
2018-05-02Updates to the memory consistency model specDaniel Lustig1-56/+48
2018-03-28Make LR/SC CAS example adhere to the forward-progress constraintsAndrew Waterman1-1/+2
2018-02-07Add commentary about LR/SC forward-progress guaranteeAndrew Waterman1-0/+5
2017-12-12Describe optional support for misaligned AMOs (#117)Andrew Waterman1-9/+28
2017-10-20Remove privileged architecture detail from user specAndrew Waterman1-3/+11
2017-07-21Fix description of LR/SC for data sizeAndrew Waterman1-3/+4
2017-05-06Updated to define and use hart more consistently.Krste Asanovic1-13/+22
2017-04-17Recommend LR for sequentially consistent loadsAndrew Waterman1-6/+6
2017-04-09Fix typoAndrew Waterman1-1/+1
2017-04-02Improved rationale for AMO selection.Krste Asanovic1-0/+6
generated by cgit v1.1 at 2024-07-11 12:19:39 +0000