aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKersten Richter <kersten@riscv.org>2024-06-11 08:17:26 -0500
committerGitHub <noreply@github.com>2024-06-11 08:17:26 -0500
commit9521a625cd8b9479ad39321f5f0835919f25c4d1 (patch)
treef7822b4dbbbb3fa49738cd393fe03e00a58aa974 /src
parent7df7cdc79e1a0623db6d98fda963f5d02dba389d (diff)
downloadriscv-isa-manual-9521a625cd8b9479ad39321f5f0835919f25c4d1.zip
riscv-isa-manual-9521a625cd8b9479ad39321f5f0835919f25c4d1.tar.gz
riscv-isa-manual-9521a625cd8b9479ad39321f5f0835919f25c4d1.tar.bz2
Update reg-based-ldnstr.adoc
adding the real prime Signed-off-by: Kersten Richter <kersten@riscv.org>
Diffstat (limited to 'src')
-rw-r--r--src/images/wavedrom/reg-based-ldnstr.adoc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/images/wavedrom/reg-based-ldnstr.adoc b/src/images/wavedrom/reg-based-ldnstr.adoc
index 02b13d5..ea9e245 100644
--- a/src/images/wavedrom/reg-based-ldnstr.adoc
+++ b/src/images/wavedrom/reg-based-ldnstr.adoc
@@ -5,9 +5,9 @@
....
{reg: [
{bits: 2, name: 'op', attr: ['2', 'C0', 'C0', 'C0', 'C0', 'C0'], type: 8},
- {bits: 3, name: 'rd&prime;', attr: ['3', 'dest', 'dest','dest','dest','dest'], type: 3},
+ {bits: 3, name: 'rdʹ', attr: ['3', 'dest', 'dest','dest','dest','dest'], type: 3},
{bits: 2, name: 'imm', attr:['2', 'offset[2|6]', 'offset[7:6]', 'offset[7:6]', 'offset[2|6]', 'offset[7:6]'], type: 2},
- {bits: 3, name: 'rs1&prime;', attr: ['3', 'base', 'base', 'base', 'base', 'base'], type: 2},
+ {bits: 3, name: 'rs1ʹ', attr: ['3', 'base', 'base', 'base', 'base', 'base'], type: 2},
{bits: 3, name: 'imm', attr: ['3', 'offset[5:3]', 'offset[5:3]', 'offset[5|4|8]', 'offset[5:3]', 'offset[5:3]'], type: 3},
{bits: 3, name: 'funct3', attr: ['3', 'C.LW', 'C.LD', 'C.LQ', 'C.FLW', 'C.FLD'], type: 8},
], config: {bits: 16}}