diff options
| author | Kersten Richter <kersten@riscv.org> | 2024-06-11 08:19:48 -0500 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2024-06-11 08:19:48 -0500 |
| commit | 0fdaf53477e1a3d8f2445d09492cd1f60163f3cc (patch) | |
| tree | 24473451bd53aa6de96cf45406e82dec545443b3 | |
| parent | c7c2e558868543f0ee6cee0477a4fbfbf22e005f (diff) | |
| download | riscv-isa-manual-0fdaf53477e1a3d8f2445d09492cd1f60163f3cc.zip riscv-isa-manual-0fdaf53477e1a3d8f2445d09492cd1f60163f3cc.tar.gz riscv-isa-manual-0fdaf53477e1a3d8f2445d09492cd1f60163f3cc.tar.bz2 | |
Update cr-register.adoc
adding the real prime
Signed-off-by: Kersten Richter <kersten@riscv.org>
| -rw-r--r-- | src/images/wavedrom/cr-register.adoc | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/src/images/wavedrom/cr-register.adoc b/src/images/wavedrom/cr-register.adoc index 5dfccf6..9c908ff 100644 --- a/src/images/wavedrom/cr-register.adoc +++ b/src/images/wavedrom/cr-register.adoc @@ -38,7 +38,7 @@ .... {reg: [ {bits: 2, name: 'op', type: 8}, - {bits: 3, name: 'rd′', type: 2}, + {bits: 3, name: 'rdʹ', type: 2}, {bits: 8, name: 'imm', type: 3}, {bits: 3, name: 'funct3', type: 8}, ]} @@ -48,9 +48,9 @@ .... {reg: [ {bits: 2, name: 'op', type: 8}, - {bits: 3, name: 'rd′', type: 2}, + {bits: 3, name: 'rdʹ', type: 2}, {bits: 2, name: 'imm', type: 3}, - {bits: 3, name: 'rs1′', type: 4}, + {bits: 3, name: 'rs1ʹ', type: 4}, {bits: 3, name: 'imm', type: 3}, {bits: 3, name: 'funct3', type: 8}, ]} @@ -60,9 +60,9 @@ .... {reg: [ {bits: 2, name: 'op', type: 8}, - {bits: 3, name: 'rs2′', type: 4}, + {bits: 3, name: 'rs2ʹ', type: 4}, {bits: 2, name: 'imm', type: 3}, - {bits: 3, name: 'rs1′', type: 4}, + {bits: 3, name: 'rs1ʹ', type: 4}, {bits: 3, name: 'imm', type: 3}, {bits: 3, name: 'funct3', type: 8}, ]} @@ -72,9 +72,9 @@ .... {reg: [ {bits: 2, name: 'op', type: 8}, - {bits: 3, name: 'rs2′', type: 4}, + {bits: 3, name: 'rs2ʹ', type: 4}, {bits: 2, name: 'funct2', type: 8}, - {bits: 3, name: 'rd`/rs1′', type: 7}, + {bits: 3, name: 'rd`/rs1ʹ', type: 7}, {bits: 6, name: 'funct6', type: 8}, ]} .... @@ -84,7 +84,7 @@ {reg: [ {bits: 2, name: 'op', type: 8}, {bits: 5, name: 'offset', type: 3}, - {bits: 3, name: 'rd`/rs1′', type: 7}, + {bits: 3, name: 'rd`/rs1ʹ', type: 7}, {bits: 3, name: 'offset', type: 3}, {bits: 3, name: 'funct3', type: 8}, ]} |