aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKersten Richter <kersten@riscv.org>2024-06-11 08:18:18 -0500
committerGitHub <noreply@github.com>2024-06-11 08:18:18 -0500
commitc7c2e558868543f0ee6cee0477a4fbfbf22e005f (patch)
tree1f948570ecacc0a1257cab283ad4298e2295d80c
parent9521a625cd8b9479ad39321f5f0835919f25c4d1 (diff)
downloadriscv-isa-manual-c7c2e558868543f0ee6cee0477a4fbfbf22e005f.zip
riscv-isa-manual-c7c2e558868543f0ee6cee0477a4fbfbf22e005f.tar.gz
riscv-isa-manual-c7c2e558868543f0ee6cee0477a4fbfbf22e005f.tar.bz2
Update c-cs-format-ls.adoc
adding the real prime Signed-off-by: Kersten Richter <kersten@riscv.org>
-rw-r--r--src/images/wavedrom/c-cs-format-ls.adoc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/images/wavedrom/c-cs-format-ls.adoc b/src/images/wavedrom/c-cs-format-ls.adoc
index 53c8008..1f759a7 100644
--- a/src/images/wavedrom/c-cs-format-ls.adoc
+++ b/src/images/wavedrom/c-cs-format-ls.adoc
@@ -5,9 +5,9 @@
....
{reg: [
{bits: 2, name: 'op', type: 8, attr: ['2', 'C0','C0','C0','C0','C0']},
- {bits: 3, name: 'rs2 /u2032', type: 3, attr: ['3', 'src','src','src','src','src']},
+ {bits: 3, name: 'rs2ʹ', type: 3, attr: ['3', 'src','src','src','src','src']},
{bits: 2, name: 'imm', type: 2, attr: ['2', 'offset[2|6]','offset[7:6]','offset[7:6]','offset[2|6]','offset[7:6]']},
- {bits: 3, name: 'rs1&prime;', type: 3, attr: ['3', 'base','base','base','base','base']},
+ {bits: 3, name: 'rs1ʹ', type: 3, attr: ['3', 'base','base','base','base','base']},
{bits: 3, name: 'imm', type: 3, attr: ['3', 'offset[5:3]','offset[5:3]','offset[5|4|8]','offset[5:3]','offset[5:3]']},
{bits: 3, name: 'funct3', type: 8, attr: ['3', 'C.SW','C.SD','C.SQ','C.FSW','C.FSD']},
], config: {bits: 16}}