index
:
riscv-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv64si
/
csr.S
Age
Commit message (
Expand
)
Author
Files
Lines
2022-12-07
zicntr: separate cycle/instret accessibility test (#439)
Chih-Min Chao
1
-8
/
+0
2022-06-07
Set TESTNUM before executing code.
Tim Newsome
1
-3
/
+2
2021-06-01
Enable access to cycle counter before trying to write it
Andrew Waterman
1
-0
/
+13
2021-06-01
Test all four ways of reading a read-only CSR
Andrew Waterman
1
-0
/
+8
2020-12-08
Add rd=x0 test case to csr test (#308)
Takahiro
1
-0
/
+1
2020-03-21
Fix regression introduced by 24d7d6b68c5581c36cbdef354b1882a7a8dd52c5
Andrew Waterman
1
-7
/
+7
2020-03-18
Have both rs=rd and rs!=rd cases in csr.S (#263)
Takahiro
1
-12
/
+15
2020-03-06
Don't assume reset state of mscratch (#254)
Paul Donahue
1
-1
/
+1
2020-02-20
Fix rv64mi-p-csr on systems with FPUs
Andrew Waterman
1
-2
/
+3
2020-01-31
Added CSR test cases on whether writing 0 to CSR works, as that might get ove...
Torbjørn Viem Ness
1
-0
/
+2
2017-11-09
Use mstatus.MPP to check existence of U-mode
Andrew Waterman
1
-5
/
+6
2017-10-30
Declare trap handlers as global symbols. (#87)
Richard Xia
1
-0
/
+1
2017-10-26
Fix rv64mi-csr for the case where U-mode is not available. (#86)
Richard Xia
1
-0
/
+16
2017-08-07
rv64[ms]i-csr: Only emit F instructions when compiled for F.
Richard Xia
1
-1
/
+6
2017-05-05
Check UXL in sstatus
Andrew Waterman
1
-0
/
+5
2016-11-01
Make sure FP stores don't write memory if mstatus.FS=0.
Andrew Waterman
1
-8
/
+22
2016-08-26
Update to new breakpoint & counter spec
Andrew Waterman
1
-6
/
+6
2016-07-22
skip user-mode trap tests in rv32mi/rv64mi-p-csr if no user mode
Howard Mao
1
-0
/
+9
2016-07-11
Remove instruction width assumptions to support RVC
Andrew Waterman
1
-0
/
+1
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
1
-16
/
+8
2016-03-03
Some S-mode tests really only belong in M-mode
Andrew Waterman
1
-1
/
+9
2016-03-03
WIP on priv spec v1.9
Andrew Waterman
1
-11
/
+6
2015-05-09
Update to privileged architecture version 1.7
Andrew Waterman
1
-2
/
+2
2015-03-25
split out S-mode tests and M-mode tests
Yunsup Lee
1
-7
/
+14
2015-03-17
Merge [shm]call into ecall, [shm]ret into eret
Andrew Waterman
1
-1
/
+1
2015-03-12
Update to new privileged spec
Andrew Waterman
1
-23
/
+30
2015-01-09
Add LICENSE
Andrew Waterman
1
-0
/
+2
2014-01-31
Add rv32si tests, including illegality of shamt[5]
Andrew Waterman
1
-1
/
+1
2014-01-31
Make CSR test much more robust
Andrew Waterman
1
-0
/
+52
2014-01-21
Add CSRRx/CSRRxI test
Andrew Waterman
1
-0
/
+33