diff options
author | zilong <zl123338@gmail.com> | 2024-04-17 11:25:09 +0800 |
---|---|---|
committer | zilong <zl123338@gmail.com> | 2024-04-17 11:25:09 +0800 |
commit | 7f454c3d8aefb1d90727a3db7f13ac691640a575 (patch) | |
tree | 5b2841210e57bfedee26fa8c27cad1632f800432 /debug/targets/RISC-V/spike32-2-hwthread.py | |
parent | 6b1d7372d951ed75811e0a09c0fe9e065c141c2d (diff) | |
download | riscv-tests-7f454c3d8aefb1d90727a3db7f13ac691640a575.zip riscv-tests-7f454c3d8aefb1d90727a3db7f13ac691640a575.tar.gz riscv-tests-7f454c3d8aefb1d90727a3db7f13ac691640a575.tar.bz2 |
debug: Fix nonexistent trigger registers trap handle in entry.S
Diffstat (limited to 'debug/targets/RISC-V/spike32-2-hwthread.py')
0 files changed, 0 insertions, 0 deletions