nds32v3.cfg\target\tcl - riscv-tools/riscv-openocd.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-tools/riscv-openocd.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/tcl/target/nds32v3.cfg

blob: 0c267cd7528db91d534e33fba936fa062c5baa13 (plain)

#
# Andes Core
#
# http://www.andestech.com
#

jtag newtap $_CHIPNAME cpu -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME nds32_v3 -endian little -chain-position $_TARGETNAME