aboutsummaryrefslogtreecommitdiff
path: root/tcl/board/lubbock.cfg
blob: d803e6fb245a2864a0c20704a631cd4addcbd06c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
# Intel "Lubbock" Development Board with PXA255 (dbpxa255)
#  Obsolete; this was Intel's original PXA255 development system
#  Board also had CPU cards for SA1100, PXA210, PXA250, and more.

source [find target/pxa255.cfg]

adapter srst delay 250
jtag_ntrst_delay 250

# NOTE: until after pinmux and such are set up, only CS0 is
# available ... not 2nd bank of CFI, or FPGA, SRAM, ENET, etc.

# CS0, CS1 -- two banks of CFI flash, 32 MBytes each
# each bank is 32-bits wide, two 16-bit chips in parallel
set _FLASHNAME $_CHIPNAME.flash0
flash bank $_FLASHNAME cfi 0x00000000 0x02000000 2 4 $_TARGETNAME
set _FLASHNAME $_CHIPNAME.flash1
flash bank $_FLASHNAME cfi 0x04000000 0x02000000 2 4 $_TARGETNAME

# CS2 low -- FPGA registers
# CS2 high -- 1 MByte SRAM at 0x0a00.0000 ... last 64K for scratch
$_TARGETNAME configure -work-area-phys 0x0a0f0000

$_TARGETNAME configure -event reset-assert-pre \
	"$_TARGETNAME configure -work-area-size 0"

# Make the hex led display a number, assuming CS2 is set up
# and all digits have been enabled through the FPGA.
proc hexled {u32} {
	mww 0x08000010 $u32
}

# CS3 -- Ethernet
# CS4 -- SA1111
# CS5 -- PCMCIA

# NOTE:  system console normally uses the FF UART connector

proc lubbock_init {target} {

	echo "Initialize PXA255 Lubbock board"

	# (1) pinmux

	# GPSR0..GPSR2
	mww 0x40e00018 0x00008000
	mww 0x40e0001c 0x00FC0382
	mww 0x40e00020 0x0001FFFF
	# GPDR0..GPDR2
	mww 0x40e0000c 0x0060A800
	mww 0x40e00010 0x00FF0382
	mww 0x40e00014 0x0001C000
	# GAFR0_[LU]..GAFR2_[LU]
	mww 0x40e00054 0x98400000
	mww 0x40e00058 0x00002950
	mww 0x40e0005c 0x000A9558
	mww 0x40e00060 0x0005AAAA
	mww 0x40e00064 0xA0000000
	mww 0x40e00068 0x00000002

	# write PSSR, enable GPIOs
	mww 0x40f00000 0x00000020

	# write LED ctrl register ... ones disable
	# high byte, 8 hex leds; low byte, 8 discretes
	mwh 0x08000040 0xf0ff

	hexled 0x0000

	# (2) Address space setup

	# MSC0/MSC1/MSC2
	mww 0x48000008 0x23f223f2
	mww 0x4800000c 0x3ff1a441
	mww 0x48000010 0x7ff97ff1
	# pcmcia/cf
	mww 0x48000014 0x00000000
	mww 0x48000028 0x00010504
	mww 0x4800002c 0x00010504
	mww 0x48000030 0x00010504
	mww 0x48000034 0x00010504
	mww 0x48000038 0x00004715
	mww 0x4800003c 0x00004715

	hexled 0x1111

	# (3) SDRAM setup
	# REVISIT this looks dubious ... no refresh cycles
	mww 0x48000004 0x03CA4018
	mww 0x48000004 0x004B4018
	mww 0x48000004 0x000B4018
	mww 0x48000004 0x000BC018
	mww 0x48000000 0x00001AC8
	mww 0x48000000 0x00001AC9

	mww 0x48000040 0x00000000

	# FIXME -- setup:
	#  CLOCKS (and faster JTAG)
	#  enable icache

	# FIXME SRAM isn't working
	# $target configure -work-area-size 0x10000

	hexled 0x2222

	flash probe 0
	flash probe 1

	hexled 0xcafe
}
$_TARGETNAME configure -event reset-init "lubbock_init $_TARGETNAME"