tcl/board/avnet_ultrazed-eg.cfg


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

#
# AVNET UltraZED EG StarterKit
# ZynqMP UlraScale-EG plus IO Carrier with on-board digilent smt2
#
source [find interface/ftdi/digilent_jtag_smt2_nc.cfg]
# jtag transport only
transport select jtag
# reset lines are not wired
reset_config none

# slow default clock
adapter speed 1000

set CHIPNAME uscale

source [find target/xilinx_zynqmp.cfg]