aboutsummaryrefslogtreecommitdiff
path: root/src/target/riscv
AgeCommit message (Expand)AuthorFilesLines
2022-04-30Use updated macros, which take arguments as expected.macroTim Newsome2-523/+501
2022-04-11Merge branch 'master' into from_upstreamTim Newsome1-7/+7
2022-04-11riscv: Increase batch allocation size to improve transfer speed. (#689)Dolu19902-3/+5
2022-03-23Fix: Set proper debug_reason in deassert_reset() (#687)Jan Matyas1-0/+1
2022-03-19target: Rework 'set' variable of break-/watchpointsMarc Schink1-7/+7
2022-03-03From upstream (#684)Tim Newsome3-49/+19
2022-03-01riscv: implement maskisr steponly command (#681)Erhan Kurubas2-32/+133
2022-02-21riscv: call debug_execution related events (#679)Erhan Kurubas1-8/+13
2022-02-15Merge pull request #678 from riscv/invalidate-progbuf-cacheTim Newsome3-5/+39
2022-02-14Fix small memory leak.Tim Newsome1-3/+5
2022-02-14target/riscv: revive 'riscv resume_order'Tim Newsome1-3/+6
2022-02-14target/smp: use a struct list_head to hold the smp targetsAntonio Borneo1-11/+12
2022-02-14fix progbuf cache: another two cases for invalidationJan Matyas2-4/+12
2022-02-14fix progbuf cache: invalidate it when neededJan Matyas3-4/+30
2022-02-09riscv: fix remove_trigger return code for unavailable hw bp slotErhan Kurubas1-1/+1
2022-02-05semihosting: User defined operation, Tcl command exec on hostZoltán Dudás1-1/+3
2022-01-27Fix small memory leak. (#672)Tim Newsome1-3/+5
2021-12-28Merge branch 'master' into from_upstreamTim Newsome1-4/+1
2021-12-24target/riscv: calloc() memory per register.Tim Newsome2-8/+5
2021-12-03target,flash: allow target_free_working_area on NULL area pointerTomas Vanek1-4/+1
2021-11-24Deal with halt race. (#664)Tim Newsome1-27/+35
2021-11-20riscv: Clear type 6 triggers on connecting.Tim Newsome1-0/+4
2021-11-20riscv: Regenerated debug_defines.h and encoding.hJan Matyas2-165/+1705
2021-11-12Properly save/restore vtype.ill (#661)Tim Newsome2-7/+17
2021-11-04Regenerated debug_defines.h and encoding.h (#659)Jan Matyas2-165/+1705
2021-11-03Revive `riscv resume_order`Tim Newsome1-4/+40
2021-11-02Merge pull request #655 from riscv/from_upstreamTim Newsome6-88/+107
2021-11-02calloc() memory per register. (#658)Tim Newsome2-8/+5
2021-10-29Don't invalidate register cache of halted target. (#657)Tim Newsome1-2/+4
2021-10-29Merge branch 'riscv' into from_upstreamTim Newsome2-0/+18
2021-10-28Flush register cache when disconnecting or polling (#656)Tim Newsome2-0/+18
2021-10-25Merge branch 'master' into from_upstreamTim Newsome6-88/+107
2021-10-25riscv: use relative path to include contrib's dataAntonio Borneo1-2/+2
2021-10-25Upstream a whole host of RISC-V changes.Tim Newsome9-1639/+2601
2021-10-21Properly handle held-in-reset targets. (#654)Tim Newsome2-18/+22
2021-10-06Attempt to fix tracking of examined status.Tim Newsome1-8/+2
2021-10-05Fix build.Tim Newsome1-1/+1
2021-10-05Merge branch 'master' into from_upstreamTim Newsome4-6/+7
2021-10-05Fix flashing on HiFive1. (#649)Tim Newsome1-0/+3
2021-10-05Clear type 6 triggers on connecting. (#648)Tim Newsome1-0/+4
2021-10-02helper: Remove src/helper from include dirsYasushi SHOJI4-7/+7
2021-09-23Properly cache s0/s1 (#645)Tim Newsome3-120/+127
2021-08-30Merge branch 'master' into from_upstreamTim Newsome3-11/+11
2021-07-24openocd: remove NULL comparisons with checkpatch [1/2]Antonio Borneo2-3/+3
2021-07-24openocd: fix simple cases of NULL comparisonAntonio Borneo2-8/+8
2021-07-23Add support for hypervisor bits. (#631)Tim Newsome3-125/+802
2021-07-23Fix clobbering s2 in read_memory_progbuf(increment=0) (#634)Tim Newsome1-1/+1
2021-07-20openocd: manually fix Yoda conditionsAntonio Borneo2-7/+7
2021-06-30Merge branch 'master' into from_upstreamTim Newsome1-5/+18
2021-06-26target/riscv: Implement get_gdb_arch()Jesse Sheridan1-0/+13