aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-10-19Moved comment and added initial buffer clearingv20180928eclipse_memory_readcgsfv1-3/+5
2018-09-17Merge branch 'eclipse_memory_read' of github.com:riscv/riscv-openocd into ecl...cgsfv0-0/+0
2018-09-17Corrected wrong C syntaxcgsfv1-1/+1
2018-09-17Use LOG_DEBUG for debug messages: Discard unexpected charcgsfv1-1/+1
2018-09-17Read memory words individually if burst read failscgsfv1-44/+79
2018-09-17Corrected wrong C syntaxcgsfv1-1/+1
2018-09-06Don't report exact watchpoint to gdb. (#300)Tim Newsome1-1/+5
2018-09-04Merge pull request #235 from rmac-sifive/sba_testsRyan Macdonald3-9/+413
2018-08-31More style fixesRyan Macdonald1-1/+1
2018-08-31Style fixesRyan Macdonald1-5/+4
2018-08-31Add pass message for SBA and compliance testsRyan Macdonald1-14/+42
2018-08-31Merge remote-tracking branch 'origin/riscv' into sba_testssba_testsMegan Wachs53-10/+13337
2018-08-30Merge pull request #298 from riscv/jimtcl-mirrorAndrew Waterman48-8/+12849
2018-08-30Merge pull request #137 from riscv/riscv-complianceMegan Wachs5-2/+490
2018-08-30riscv-compliance: fix comment typoriscv-complianceMegan Wachs1-1/+1
2018-08-30Exclude submodules from code style check.Tim Newsome1-1/+3
2018-08-30riscv-compliance: fix whitespaceMegan Wachs1-25/+25
2018-08-30riscv-compliance: incorporate review feedbackMegan Wachs1-123/+108
2018-08-29Flatten libjaylink submoduleAndrew Waterman42-3/+11697
2018-08-29Flatten git2cl submoduleAndrew Waterman6-3/+1148
2018-08-29Fix typo.Tim Newsome1-1/+1
2018-08-29Fix strange merge.Tim Newsome1-2/+0
2018-08-29Merge branch 'riscv' into sba_testsTim Newsome387-4435/+33234
2018-08-29Merge remote-tracking branch 'origin/riscv' into riscv-compliance-rebaseMegan Wachs189-1706/+22858
2018-08-29Use official mirror of jimtclMegan Wachs1-1/+1
2018-08-29Add command to expose custom registers (#293)Tim Newsome4-42/+148
2018-08-28Fix gdb_signal_reply() allocating too small buffer (#296)Tim Newsome1-2/+2
2018-08-27Match on qC, but not qCRC. (#294)Tim Newsome1-1/+1
2018-08-27Handle hardware watchpoints hit by RV32 loads and stores (#291)craigblackmore3-1/+86
2018-08-27Handle the qC packet (#292)craigblackmore1-0/+7
2018-08-23Switch active rtos thread on any hart halt. (#290)Dmitry Ryzhov1-0/+1
2018-08-23Use LOG_DEBUG for debug messages: Discard unexpected charcgsfv1-1/+1
2018-08-22Read memory words individually if burst read failscgsfv1-44/+79
2018-08-21From upstream (#288)Tim Newsome0-0/+0
2018-08-20From upstream (#286)Tim Newsome138-517/+15329
2018-08-20Remove unused variable. (#284)Tim Newsome1-2/+0
2018-08-08Update s25fl256 flash device id, cypress now. (#285)Ken Zhang1-0/+1
2018-08-06Fix target not halting when GDB jumps to a hardware breakpoint (#283)craigblackmore1-12/+0
2018-07-19Merge pull request #277 from riscv/fespi_freeTim Newsome1-1/+2
2018-07-18Merge pull request #282 from riscv/makefileTim Newsome2-10/+20
2018-07-18Mimic openrisc Makefile structureTim Newsome2-10/+20
2018-07-17Merge pull request #281 from riscv/docsTim Newsome1-2/+5
2018-07-17Explain what RISC-V targets are supported.Tim Newsome1-2/+5
2018-07-17Merge pull request #280 from riscv/docsTim Newsome1-0/+78
2018-07-17Merge pull request #275 from riscv/cleanupTim Newsome2-2/+3
2018-07-17Merge pull request #279 from riscv/work_areaTim Newsome3-52/+40
2018-07-17Merge pull request #274 from riscv/commentTim Newsome1-1/+3
2018-07-16Document RISC-V commands.Tim Newsome1-0/+78
2018-07-16Use work area instead of riscv-specific configTim Newsome3-52/+40
2018-07-12Define free_driver_priv for fespi flash driverTim Newsome1-1/+2
generated by cgit v1.1 at 2024-06-29 01:16:51 +0000