aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2019-03-29Removed IDCODE check.bscan_tunnelGreg Savin1-3/+4
2019-03-28Fixed issue with IR width being handled incorrectly in BSCAN tunneledGreg Savin1-0/+6
2019-03-28Simplified bscan_shift routine (never need to stay in shift state at conclusi...Greg Savin1-43/+33
2019-03-28Adjusted epilogue width.Greg Savin2-37/+47
2019-01-16Script file adjustments.Greg Savin2-1/+11
2019-01-15Adjustments.Greg Savin1-25/+27
2019-01-15Forgot to reinitialize "fields" in second loop.Greg Savin1-3/+4
2019-01-14New startup scripts for tunneling JTAG through BSCAN chain.Greg Savin2-0/+35
2019-01-14First attempt at BSCAN tunneling mode.Greg Savin2-0/+185
2018-12-31Merge pull request #335 from aka-sps/merge-master-to-riscvTim Newsome0-0/+0
2018-12-03Document how to get code coverage. (#339)v2018.12.0Tim Newsome1-0/+26
2018-11-29Add idle count to debug output. (#337)Tim Newsome2-17/+33
2018-11-26Merge master into riscv-scPavel S. Smirnov0-0/+0
2018-11-21Document FESPI driver. (#334)Tim Newsome2-5/+16
2018-11-19From upstream (#331)Tim Newsome89-1613/+7219
2018-11-13Permit null target on TCL connectionChristopher Head3-4/+10
2018-11-12Fix memory leaks. (#328)Tim Newsome1-4/+10
2018-11-12examine() should leave halted harts halted (#327)Tim Newsome1-6/+5
2018-11-12Add utility to combine runs of lines in log files. (#317)Tim Newsome1-0/+119
2018-11-10README: fix stlink instructionsPaul Fertser1-1/+1
2018-11-10docs: fix typo in manualSpencer Oliver1-1/+1
2018-11-10target/stm32h7x: Fix documentation of reset_configChristopher Head1-1/+11
2018-11-10jtag/bitq: array boundary overflowxuguangxiao1-1/+1
2018-11-08armv7a: ARMv7-A MMU toolsMatthias Welwarsky7-171/+497
2018-11-07Doxygen style, too. (#325)Tim Newsome2-3/+3
2018-11-06Clean up fespi flashing code (#313)v20181030Tim Newsome4-260/+251
2018-11-06target/cortex_a: remove duplicate code to read target registersAntonio Borneo3-160/+9
2018-11-06target/arm_dpm: uniform names of exported functionsAntonio Borneo3-16/+16
2018-11-06target/cortex_a: remove buggy memory AP accessesAntonio Borneo2-142/+10
2018-11-06target/cortex_a: remove unused code controlled by "fast_reg_read"Antonio Borneo2-84/+6
2018-11-05Remove unused extern declaration. (#324)Greg Savin1-3/+0
2018-11-05Support for two-wire cJTAG OSCAN1 signaling thru FTDI devices with appropriat...Greg Savin5-10/+405
2018-11-05Conform to OpenOCD style. (#323)Tim Newsome1-1/+1
2018-11-05Install patchutils for the build. (#321)Tim Newsome2-7/+14
2018-11-05Complete single step before returning. (#319)Tim Newsome1-1/+1
2018-11-05FIX(src/target/riscv/riscv.c): riscv_add_breakpoint: RVC: invalid 32bit trans...Pavel S. Smirnov1-10/+19
2018-11-03flash/nor/stm32f1x: Use of protection blocks, improved option bytes handlingDominik Peklo2-223/+192
2018-11-03arm_adi_v5: do not deactivate power domains while trying to clear sticky errorAntonio Borneo1-2/+21
2018-11-02Fix 0.11 memory leak. (#318)Tim Newsome1-3/+3
2018-11-02flash/nor/at91samd: add SAMR21E19A DIDTomas Vanek1-2/+3
2018-10-31tcl: target: omit apcsw for hlaPaul Fertser3-21/+24
2018-10-30Old fixes from June (#311)Carsten Gosvig4-36/+63
2018-10-28drivers/cmsis-dap: speed up sending multiple HID requestsTomas Vanek1-43/+153
2018-10-28target/target.c: adding keep_alive() to while loop.Kevin Gillespie1-0/+3
2018-10-27zynq_7000: Add zynqpl_program commandMoritz Fischer1-0/+19
2018-10-27target/cortex_a: fix temporary breakpoint during stepAntonio Borneo1-0/+1
2018-10-27xilinx-xc7: Add additional IDCODEs.William D. Jones1-0/+8
2018-10-27tcl/board: Add Arty-S7 Spartan 7 FPGA Development BoardWilliam D. Jones1-0/+35
2018-10-27target/arm_adi_v5: fix sync CSW cache on apreg writeAntonio Borneo1-2/+4
2018-10-24Revert "Don't report exact watchpoint to gdb. (#300)" (#304)Tim Newsome1-5/+1
generated by cgit v1.1 at 2024-06-29 01:13:06 +0000