aboutsummaryrefslogtreecommitdiff
path: root/src/target/armv7m.c
diff options
context:
space:
mode:
authorSpencer Oliver <spen@spen-soft.co.uk>2013-02-14 16:35:40 +0000
committerSpencer Oliver <spen@spen-soft.co.uk>2013-02-25 11:57:09 +0000
commit17b57f886593d92125fac6b709533efd7abfe39e (patch)
tree58c906a493150c2e2db5b4767dccfe2df6012f7d /src/target/armv7m.c
parent15d6602e8a0e6552894cde0585668b7b433b77d7 (diff)
downloadriscv-openocd-17b57f886593d92125fac6b709533efd7abfe39e.zip
riscv-openocd-17b57f886593d92125fac6b709533efd7abfe39e.tar.gz
riscv-openocd-17b57f886593d92125fac6b709533efd7abfe39e.tar.bz2
armv7m: update to use correct register core_cache
The was missed when the armv7m was moved over to using the std arm core_cache, probably because it is disabled by default. Change-Id: I2f5a18ef6dd783b36e8c29f4c52379104bda4583 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/1138 Tested-by: jenkins
Diffstat (limited to 'src/target/armv7m.c')
-rw-r--r--src/target/armv7m.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/target/armv7m.c b/src/target/armv7m.c
index 0f44723..a3c81dc 100644
--- a/src/target/armv7m.c
+++ b/src/target/armv7m.c
@@ -289,7 +289,7 @@ int armv7m_get_gdb_reg_list(struct target *target, struct reg **reg_list[], int
* if it does not support this arch */
*((char *)armv7m->arm.pc->value) |= 1;
#else
- (*reg_list)[25] = &armv7m->core_cache->reg_list[ARMV7M_xPSR];
+ (*reg_list)[25] = &armv7m->arm.core_cache->reg_list[ARMV7M_xPSR];
#endif
return ERROR_OK;