aboutsummaryrefslogtreecommitdiff
path: root/src/flash/nor/at91sam3.c
diff options
context:
space:
mode:
authorAttila Kinali <attila@kinali.ch>2012-02-28 09:44:25 +0100
committerSpencer Oliver <spen@spen-soft.co.uk>2012-03-06 13:30:22 +0000
commit00937cd049706ee4c13514c9898ac14f9c232e79 (patch)
tree916f29ef8f7aca58fb9d7c373aceb4205d543065 /src/flash/nor/at91sam3.c
parent428d1559ee964fcaac3a9d748a777bfb15e15b02 (diff)
downloadriscv-openocd-00937cd049706ee4c13514c9898ac14f9c232e79.zip
riscv-openocd-00937cd049706ee4c13514c9898ac14f9c232e79.tar.gz
riscv-openocd-00937cd049706ee4c13514c9898ac14f9c232e79.tar.bz2
SAM3S: correct flash sector sizes.
Lock region count and sector sizes did not match datasheet. (see 6500C-ATARM-8FE11 "SAM3S Series Datasheet", Table 7-1) Change-Id: Ic511802f96ed03856467a24a6736349205a0576a Signed-off-by: Attila Kinali <attila@kinali.ch> Reviewed-on: http://openocd.zylin.com/493 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
Diffstat (limited to 'src/flash/nor/at91sam3.c')
-rw-r--r--src/flash/nor/at91sam3.c36
1 files changed, 18 insertions, 18 deletions
diff --git a/src/flash/nor/at91sam3.c b/src/flash/nor/at91sam3.c
index 0fb8657..dbfda3d 100644
--- a/src/flash/nor/at91sam3.c
+++ b/src/flash/nor/at91sam3.c
@@ -576,8 +576,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 256 * 1024,
- .nsectors = 32,
- .sector_size = 8192,
+ .nsectors = 16,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -609,8 +609,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 256 * 1024,
- .nsectors = 32,
- .sector_size = 8192,
+ .nsectors = 16,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -641,8 +641,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 256 * 1024,
- .nsectors = 32,
- .sector_size = 8192,
+ .nsectors = 16,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -673,8 +673,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 128 * 1024,
- .nsectors = 16,
- .sector_size = 8192,
+ .nsectors = 8,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -705,8 +705,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 128 * 1024,
- .nsectors = 16,
- .sector_size = 8192,
+ .nsectors = 8,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -737,8 +737,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 128 * 1024,
- .nsectors = 16,
- .sector_size = 8192,
+ .nsectors = 8,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -769,8 +769,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 64 * 1024,
- .nsectors = 8,
- .sector_size = 8192,
+ .nsectors = 4,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -801,8 +801,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 64 * 1024,
- .nsectors = 8,
- .sector_size = 8192,
+ .nsectors = 4,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */
@@ -833,8 +833,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 64 * 1024,
- .nsectors = 8,
- .sector_size = 8192,
+ .nsectors = 4,
+ .sector_size = 16384,
.page_size = 256,
},
/* .bank[1] = { */