aboutsummaryrefslogtreecommitdiff
path: root/doc
diff options
context:
space:
mode:
authorSlowcoder <slowcoder@gmail.com>2017-08-31 21:09:42 +0200
committerSpencer Oliver <spen@spen-soft.co.uk>2017-10-03 11:28:13 +0100
commitd43308af7513fa98f6ef1cae75393c8766bd370d (patch)
treeac5526d35f51c011a03d16d3b28bc36622d87439 /doc
parent52885d2b538dcd4184aae14cf2706fb97acccbd9 (diff)
downloadriscv-openocd-d43308af7513fa98f6ef1cae75393c8766bd370d.zip
riscv-openocd-d43308af7513fa98f6ef1cae75393c8766bd370d.tar.gz
riscv-openocd-d43308af7513fa98f6ef1cae75393c8766bd370d.tar.bz2
nrf51: Rename to nrf5
Renaming of all nrf51 NOR flash code to nrf5, as to prepare the code for being able to flash nrf51 and nrf52 chips. The nrf51 command is retained for backwards compatability. "nRF5" is also the name Nordic Semiconductor uses to describe both the nrf51 and nrf52 chips. Change-Id: I5f4e3f1ec780184b28ad44f735a746e68908c502 Signed-off-by: Slowcoder <slowcoder@gmail.com> Reviewed-on: http://openocd.zylin.com/4209 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz> Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
Diffstat (limited to 'doc')
-rw-r--r--doc/openocd.texi10
1 files changed, 6 insertions, 4 deletions
diff --git a/doc/openocd.texi b/doc/openocd.texi
index 89ee5eb..39b81ea 100644
--- a/doc/openocd.texi
+++ b/doc/openocd.texi
@@ -5767,17 +5767,19 @@ Show information about flash driver.
@end deffn
-@deffn {Flash Driver} nrf51
+@deffn {Flash Driver} nrf5
All members of the nRF51 microcontroller families from Nordic Semiconductor
include internal flash and use ARM Cortex-M0 core.
+Also, the nRF52832 microcontroller from Nordic Semiconductor, which include
+internal flash and use an ARM Cortex-M4F core.
@example
-flash bank $_FLASHNAME nrf51 0 0x00000000 0 0 $_TARGETNAME
+flash bank $_FLASHNAME nrf5 0 0x00000000 0 0 $_TARGETNAME
@end example
-Some nrf51-specific commands are defined:
+Some nrf5-specific commands are defined:
-@deffn Command {nrf51 mass_erase}
+@deffn Command {nrf5 mass_erase}
Erases the contents of the code memory and user information
configuration registers as well. It must be noted that this command
works only for chips that do not have factory pre-programmed region 0