diff options
| author | zwelch <zwelch@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-05-24 01:38:19 +0000 |
|---|---|---|
| committer | zwelch <zwelch@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-05-24 01:38:19 +0000 |
| commit | c0fc8f93f1eabe8a4adfed7784b1416b257cf035 (patch) | |
| tree | 1debbd47835a726ccc41ea6150f6844247697fdc /doc | |
| parent | 67dd29a4af1271c77f2f8c3389d5852d8da4e6c3 (diff) | |
| download | riscv-openocd-c0fc8f93f1eabe8a4adfed7784b1416b257cf035.zip riscv-openocd-c0fc8f93f1eabe8a4adfed7784b1416b257cf035.tar.gz riscv-openocd-c0fc8f93f1eabe8a4adfed7784b1416b257cf035.tar.bz2 | |
David Brownell <david-b@pacbell.net>:
NAND support for DaVinci-family drivers, with HW ECC support.
Declare the NAND chip on the DM355 EVM board.
Currently tested on DM355 for Linux interop using the standard
large page (2KB) chip in the EVM socket; "hwecc1" and "hwecc4"
work fine. (Using hwecc4 relies on patches that haven't quite
made it through the Linux-MTD bottlenecks yet.)
Not yet tested: 1-bit on small-page (although it's hard to see
how that could fail); 4-bit on small page (picky layout issues);
the "hwecc_infix" mode (primarily for older boot ROMs; testing
there is blocked on having new bootloader code).
git-svn-id: svn://svn.berlios.de/openocd/trunk@1903 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'doc')
| -rw-r--r-- | doc/openocd.texi | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/doc/openocd.texi b/doc/openocd.texi index 2195de5..8cea8b0 100644 --- a/doc/openocd.texi +++ b/doc/openocd.texi @@ -2804,6 +2804,23 @@ As noted above, the @command{nand device} command allows driver-specific options and behaviors. Some controllers also activate controller-specific commands. +@deffn {NAND Driver} davinci +This driver handles the NAND controllers found on DaVinci family +chips from Texas Instruments. +It takes three extra parameters: +address of the NAND chip; +hardware ECC mode to use (hwecc1, hwecc4, hwecc4_infix); +address of the AEMIF controller on this processor. +@example +nand device davinci dm355.arm 0x02000000 hwecc4 0x01e10000 +@end example +All DaVinci processors support the single-bit ECC hardware, +and newer ones also support the four-bit ECC hardware. +The @code{write_page} and @code{read_page} methods are used +to implement those ECC modes, unless they are disabled using +the @command{nand raw_access} command. +@end deffn + @deffn {NAND Driver} lpc3180 These controllers require an extra @command{nand device} parameter: the clock rate used by the controller. |