aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorleahyao <65967522+leahyao@users.noreply.github.com>2021-03-11 19:51:33 -0800
committerGitHub <noreply@github.com>2021-03-11 19:51:33 -0800
commit8ca982845164f4995003eb29d11d7ff8bd5bd17e (patch)
tree9abc1bd68d467409571936aed419691c85b84950
parentad36fb9f80a84154b6028592142988f0344054cc (diff)
downloadriscv-opcodes-8ca982845164f4995003eb29d11d7ff8bd5bd17e.zip
riscv-opcodes-8ca982845164f4995003eb29d11d7ff8bd5bd17e.tar.gz
riscv-opcodes-8ca982845164f4995003eb29d11d7ff8bd5bd17e.tar.bz2
update vmv.x.s opcode (#65)
vmv.x.s rd, vs2 dest should be rd
-rw-r--r--opcodes-rvv2
1 files changed, 1 insertions, 1 deletions
diff --git a/opcodes-rvv b/opcodes-rvv
index 808e6b1..f2ac1c4 100644
--- a/opcodes-rvv
+++ b/opcodes-rvv
@@ -392,7 +392,7 @@ vaadd.vv 31..26=0x09 vm vs2 vs1 14..12=0x2 vd 6..0=0x57
vasubu.vv 31..26=0x0a vm vs2 vs1 14..12=0x2 vd 6..0=0x57
vasub.vv 31..26=0x0b vm vs2 vs1 14..12=0x2 vd 6..0=0x57
-vmv.x.s 31..26=0x10 25=1 vs2 19..15=0 14..12=0x2 vd 6..0=0x57
+vmv.x.s 31..26=0x10 25=1 vs2 19..15=0 14..12=0x2 rd 6..0=0x57
# Vector Integer Extension Instructions
# https://github.com/riscv/riscv-v-spec/blob/e49574c92b072fd4d71e6cb20f7e8154de5b83fe/v-spec.adoc#123-vector-integer-extension