aboutsummaryrefslogtreecommitdiff
path: root/isa
AgeCommit message (Expand)AuthorFilesLines
2018-12-18Avoid using t3 and t4 for supporting RV32E (#173)zhonghochen1-5/+6
2018-11-16Test memory content on failing SC (#171)Florian Zaruba1-4/+10
2018-09-08RV64 s{ll,ra,rl}w tests with non-canonical valuesTommy Thorn6-0/+42
2018-09-06Revert "breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) ...Andrew Waterman1-1/+1
2018-09-06breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)Tommy Thorn1-1/+1
2018-08-21Changing the register mstatus is read into (#152)Srivatsa Yogendra1-2/+2
2018-08-20Revert "Fix to solve the failing tests shamt, csr and scall (#151)"Andrew Waterman2-52/+5
2018-08-17Fix to solve the failing tests shamt, csr and scall (#151)Srivatsa Yogendra2-5/+52
2018-08-17making mtvec_handler global (#150)Srivatsa Yogendra1-0/+1
2018-07-09Check that SC yields the load reservationAndrew Waterman1-0/+9
2018-04-30[rv64ua/lrsc] Initialize memory read out. (#135)Christopher Celio1-1/+3
2018-04-09Fix #120: Instructions 'sll' are replaced with 'slli' in rv64ui/slli.S (#121)Andrei Tatarnikov1-3/+3
2018-03-21Make misa.C test conform to Hauser proposalAndrew Waterman1-43/+10
2018-02-27Add test for clearing misa.C while PC is misaligned (#117)Andrew Waterman1-1/+79
2018-01-02Test access exception behavior for illegal addresses (#111)Andrew Waterman2-0/+71
2017-11-27Rename sbadaddr to satpAndrew Waterman2-3/+3
2017-11-26Rv32ud tests (#108)Torbjørn23-0/+318
2017-11-22Check sepc for rv64si/scall test. (#107)Christopher Celio1-0/+4
2017-11-20Check mtval in rv64mi-p-illegal (#104)Andrew Waterman1-0/+11
2017-11-11Make sure that code is 4-byte aligned before disabling rvc (#100)Andrew Waterman4-1/+5
2017-11-09Make rv64mi-p-ecall work when U-mode is not presentAndrew Waterman1-1/+17
2017-11-09Use mstatus.MPP to check existence of U-modeAndrew Waterman1-5/+6
2017-11-01SBREAK test now checks EPC value. (#92)Christopher Celio1-0/+4
2017-10-30Remove cache miss test from last AMO test. (#88)Richard Xia1-17/+0
2017-10-30Declare trap handlers as global symbols. (#87)Richard Xia8-0/+9
2017-10-26Verify that mtval/stval is written correctly on misaligned fetchAndrew Waterman1-1/+9
2017-10-26Fix rv64mi-csr for the case where U-mode is not available. (#86)Richard Xia1-0/+16
2017-09-01Improve ma_fetch test to cover JAL and branchesAndrew Waterman1-1/+48
2017-08-07rv64[ms]i-csr: Only emit F instructions when compiled for F.Richard Xia1-1/+6
2017-08-04RV32 div tests should use -2^31 for min value, not -2^63Andrew Waterman3-9/+9
2017-08-04Improve RVC testAndrew Waterman1-3/+2
2017-05-22minNum -> minimumNumberAndrew Waterman2-4/+16
2017-05-17Manually assemble bad shift amount, since assembler rejectsAndrew Waterman1-1/+1
2017-05-05Check UXL in sstatusAndrew Waterman1-0/+5
2017-05-05Test that superpage PTEs trap when PPN LSBs are setAndrew Waterman1-0/+18
2017-05-05Regularize control flow in dirty-bit testAndrew Waterman1-8/+12
2017-04-14Fix illegal-instruction test when S-mode is not implementedAndrew Waterman1-10/+14
2017-04-10Improve fp ldst/move tests; remove redundant fsgnj testsAndrew Waterman9-122/+126
2017-04-07Retrofit rv64mi-p-illegal to test vectored interruptsAndrew Waterman1-7/+41
2017-04-07Remove defunct IPI testsAndrew Waterman4-62/+0
2017-04-05Make ma_addr test work for systems with misaligned ld/stAndrew Waterman1-34/+66
2017-03-30Expand dirty-bit test to test MPRV and SUMAndrew Waterman1-27/+30
2017-03-27Separate page faults from physical memory access exceptionsAndrew Waterman1-1/+1
2017-03-22Clean up benchmarks buildAndrew Waterman1-2/+0
2017-03-21Allow supervisor access to user pages in dirty-bit testAndrew Waterman1-1/+1
2017-03-21Avoid x3 (gp), which is now TESTNUMAndrew Waterman14-106/+106
2017-03-13Test mstatus.TW, mstatus.TVM, and mstatus.TSR featuresAndrew Waterman1-1/+105
2017-03-09Don't link ISA tests against libcAndrew Waterman1-1/+1
2017-03-09Permit flexible dirty-bit behaviorAndrew Waterman2-18/+28
2017-03-09Check mbadaddr in ma_addr testAndrew Waterman1-0/+4
generated by cgit v1.1 at 2024-11-05 06:21:58 +0000