index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
debug
/
gdbserver.py
Age
Commit message (
Expand
)
Author
Files
Lines
2023-03-01
Fix intermittent IcountTest failure on multi hart.
Tim Newsome
1
-1
/
+1
2023-02-16
Add test for icount triggers.
Tim Newsome
1
-0
/
+27
2023-02-02
Fix EtriggerTest on multi-hart targets.
Tim Newsome
1
-0
/
+1
2023-01-06
debug: Add Itrigger test.
Tim Newsome
1
-0
/
+26
2022-12-29
debug: Add etrigger test.
Tim Newsome
1
-0
/
+19
2022-12-14
debug: Add CeaseRunTest
Tim Newsome
1
-0
/
+23
2022-12-14
debug: Add CeaseStepiTest.
Tim Newsome
1
-0
/
+23
2022-12-14
debug: Create CeaseMultiTest. (#436)
Tim Newsome
1
-1
/
+46
2022-12-14
debug: Remove unnecessary exit() functions. (#437)
Tim Newsome
1
-11
/
+1
2022-12-01
Share exit() among more tests. (#433)
Tim Newsome
1
-15
/
+0
2022-11-10
SvNNTest needs 32KB of RAM. (#428)
Tim Newsome
1
-3
/
+6
2022-11-04
Make MulticoreRegTest work with real hardware.
Tim Newsome
1
-16
/
+18
2022-11-03
Fix PrivChange test address comparison. (#427)
Tim Newsome
1
-3
/
+4
2022-10-05
update gdbserver.py; release tolerance value of MemorySampleTest()
YenHaoChen
1
-2
/
+2
2022-07-25
Ignore `mip` and `time` in DisconnectTest. (#406)
Tim Newsome
1
-1
/
+2
2022-07-14
Pylint fix. (#405)
Tim Newsome
1
-1
/
+2
2022-07-14
Only run SemihostingFileio on single hart systems. (#404)
Tim Newsome
1
-0
/
+11
2022-07-11
Debug MemorySampleMixed: Disable 64-bit sampling on 32-bit targets (#402)
Luke Wren
1
-2
/
+6
2022-07-08
Fix SemihostingFileio (#403)
Tim Newsome
1
-1
/
+2
2022-07-01
Complete this pass of pylint changes. (#401)
Tim Newsome
1
-142
/
+144
2022-06-08
Test semihosting_fileio
Tim Newsome
1
-3
/
+24
2022-05-31
Address pylint warnings. (#385)
Tim Newsome
1
-2
/
+2
2022-04-25
Add EbreakTest. (#380)
Tim Newsome
1
-0
/
+31
2022-04-07
Make download test data const. (#378)
Tim Newsome
1
-2
/
+2
2022-03-03
Add assert to MemorySampleTest. (#370)
Tim Newsome
1
-0
/
+1
2022-02-09
Debug test to check that stepping doesn't inappropriately switch to Thread 1 ...
Greg Savin
1
-0
/
+21
2021-11-29
Fix TranslateTests. (#365)
Tim Newsome
1
-2
/
+2
2021-11-12
Create DisconnectTest. (#364)
Tim Newsome
1
-0
/
+15
2021-11-12
Add timing output to DebugTurboStep. (#362)
Tim Newsome
1
-1
/
+5
2021-06-08
Tweaks for multispike. (#339)
Tim Newsome
1
-1
/
+1
2021-05-20
Test multiple heterogeneous spike instances. (#338)
Tim Newsome
1
-7
/
+21
2021-05-07
Test daisy chained homogeneous spike instances. (#334)
Tim Newsome
1
-5
/
+6
2021-04-13
Add FreeRTOS smoke tests. (#333)
Tim Newsome
1
-0
/
+54
2021-02-11
Add early_applicable() to a few tests. (#325)
Tim Newsome
1
-7
/
+8
2021-01-25
Smoketest that vl and vtype can be modified. (#320)
Tim Newsome
1
-0
/
+12
2021-01-07
Park other harts in TranslateTest. (#313)
Tim Newsome
1
-0
/
+1
2020-12-31
Make HiFiveUnleashed tests clean.
Tim Newsome
1
-1
/
+1
2020-12-18
Add test for new OpenOCD `riscv info` command. (#310)
Tim Newsome
1
-0
/
+13
2020-12-18
Revive and expand invalid read test. (#309)
Tim Newsome
1
-12
/
+19
2020-12-14
Add tests for memory sampling feature. (#300)
Tim Newsome
1
-0
/
+91
2020-08-31
Add test for `riscv repeat_read`. (#293)
Tim Newsome
1
-0
/
+34
2020-06-25
Add manual hwbp test. (#283)
Tim Newsome
1
-0
/
+92
2020-06-25
Create a more sophisticated vector test (#284)
Tim Newsome
1
-1
/
+61
2020-05-26
Test semihosting calls (#280)
Tim Newsome
1
-0
/
+32
2020-04-10
Make TooManyHwbp more thorough. (#272)
Tim Newsome
1
-1
/
+6
2020-03-26
Improve address translation tests (#261)
Tim Newsome
1
-14
/
+27
2020-03-26
Write a NOP program in PrivRw test. (#260)
Tim Newsome
1
-9
/
+2
2020-02-14
Add tests for vector register access (#244)
Tim Newsome
1
-0
/
+21
2020-02-11
Generate very different values on different harts. (#238)
Tim Newsome
1
-4
/
+4
2020-02-11
Look for \bmain\b instead of ' main '. (#237)
Tim Newsome
1
-2
/
+2
[next]