aboutsummaryrefslogtreecommitdiff
path: root/isa/rv64sv/ma_utsd.S
diff options
context:
space:
mode:
authorYunsup Lee <yunsup@cs.berkeley.edu>2013-11-05 20:59:06 -0800
committerYunsup Lee <yunsup@cs.berkeley.edu>2013-11-05 20:59:06 -0800
commitce471c7f6845e26aa27af1c132458de68ab0bde9 (patch)
tree39e717186921b83f11f48646fdefd9e1745fc303 /isa/rv64sv/ma_utsd.S
parent8d64e7a32c62d2239007fb6dcc274751c629b7f8 (diff)
downloadriscv-tests-ce471c7f6845e26aa27af1c132458de68ab0bde9.zip
riscv-tests-ce471c7f6845e26aa27af1c132458de68ab0bde9.tar.gz
riscv-tests-ce471c7f6845e26aa27af1c132458de68ab0bde9.tar.bz2
correctly set SR_EA bit for all vector physical supervisor tests
Diffstat (limited to 'isa/rv64sv/ma_utsd.S')
-rw-r--r--isa/rv64sv/ma_utsd.S1
1 files changed, 1 insertions, 0 deletions
diff --git a/isa/rv64sv/ma_utsd.S b/isa/rv64sv/ma_utsd.S
index ead6c2c..20249e3 100644
--- a/isa/rv64sv/ma_utsd.S
+++ b/isa/rv64sv/ma_utsd.S
@@ -11,6 +11,7 @@
RVTEST_RV64S
RVTEST_CODE_BEGIN
+ setpcr status, SR_EA # enable accelerator
setpcr status, SR_EI # enable interrupt
la a3,handler