| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2013-11-25 | Update to new privileged ISA | Andrew Waterman | 1 | -114/+0 |
| 2013-11-05 | add accelerator disabled cause | Yunsup Lee | 1 | -0/+1 |
| 2013-10-18 | clean up SR_EA, the enable accelerator bit in status reg | Yunsup Lee | 1 | -2/+2 |
| 2013-10-17 | add hwacha exception support | Yunsup Lee | 1 | -11/+0 |
| 2013-09-10 | Add rd field to JAL; drop J | Andrew Waterman | 1 | -0/+3 |
| 2013-08-18 | Renumber PCRs | Andrew Waterman | 1 | -19/+16 |
| 2013-08-13 | Implement RoCC and add a dummy RoCC | Andrew Waterman | 1 | -0/+1 |
| 2013-07-26 | New supervisor mode | Andrew Waterman | 1 | -20/+48 |
| 2013-03-25 | add BSD license | Andrew Waterman | 1 | -0/+2 |
| 2013-03-25 | expose pending interrupts in status register | Andrew Waterman | 1 | -1/+4 |
| 2012-03-24 | new supervisor mode | Andrew Waterman | 1 | -0/+90 |
 |
index : riscv-isa-sim.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |