index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
mmu.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2022-09-30
Check trigger only with actually_store
YenHaoChen
1
-5
/
+7
2022-09-30
Fix priority of mcontrol trigger store address/data before
YenHaoChen
1
-2
/
+2
2022-09-30
Fix priority of mcontrol trigger load address before
YenHaoChen
1
-0
/
+7
2022-09-30
Add has_data argument to trigger checking functions
YenHaoChen
1
-2
/
+2
2022-05-11
Check for reserved PBMT values during tablewalks and fault if found
Ryan Buchner
1
-0
/
+4
2022-05-11
Switch from checking for SVPBMT extension to checking *ENVCFG values during t...
Ryan Buchner
1
-2
/
+4
2022-05-04
Update mmu_t::pmp_ok() for ePMP in case matching region is not found
soberl@nvidia.com
1
-1
/
+5
2022-04-13
Adjust indentation in store_slow_path and store_func
Ryan Buchner
1
-9
/
+9
2022-04-13
Skip storing in store_func if actually_store is false, add a fake store at st...
Ryan Buchner
1
-0
/
+2
2022-04-12
Add actually_store tag to store_func and store_slow_path
Ryan Buchner
1
-1
/
+1
2022-03-30
trigger_operation_t -> triggers::operation_t
Tim Newsome
1
-2
/
+2
2021-12-05
page fault when PTE_N bit set and not EXT_SVNAPOT (#875)
John Ingalls
1
-0
/
+4
2021-12-04
page fault when PTE_PBMT bits set and not EXT_SVPBMT (#874)
John Ingalls
1
-0
/
+4
2021-11-29
Reindent s2xlate()
Scott Johnson
1
-49
/
+49
2021-11-29
Raise guest page fault if GPA is out of range
Scott Johnson
1
-0
/
+5
2021-09-25
Convert hgatp to csr_t
Scott Johnson
1
-1
/
+1
2021-09-08
Use virtualized_csr_t for satp and vsatp
Scott Johnson
1
-1
/
+1
2021-09-08
Convert hstatus to csr_t family
Scott Johnson
1
-1
/
+1
2021-09-08
Add get_const_xlen() as a way to document assumptions of unchanging xlen
Scott Johnson
1
-2
/
+2
2021-09-08
Simplify calculation of mxr
Scott Johnson
1
-3
/
+1
2021-09-08
Convert sstatus to virtualized_csr_t
Scott Johnson
1
-5
/
+4
2021-09-08
Convert mstatus into csr_t family
Scott Johnson
1
-4
/
+4
2021-09-08
Convert mmu_t::walk to use sstatus
Scott Johnson
1
-4
/
+4
2021-09-08
Convert s2xlate() to use sstatus
Scott Johnson
1
-2
/
+2
2021-09-08
Convert vsstatus to csr_t family
Scott Johnson
1
-3
/
+3
2021-09-08
Remove unnecessary check of proc
Scott Johnson
1
-1
/
+1
2021-09-08
Move permissions check into pmpaddr_csr_t
Scott Johnson
1
-6
/
+1
2021-09-08
Make pmp_ok return type bool
Scott Johnson
1
-1
/
+1
2021-09-08
Move homogeneity detection into pmpaddr_csr_t
Scott Johnson
1
-22
/
+3
2021-09-08
Remove unnecessary check for PMP_OFF
Scott Johnson
1
-23
/
+19
2021-09-08
Add new method match4()
Scott Johnson
1
-6
/
+1
2021-09-08
Add tor_base_paddr() method to pmpaddr
Scott Johnson
1
-6
/
+2
2021-09-08
Add napot_mask() function to simplify callers
Scott Johnson
1
-9
/
+2
2021-09-08
Add tor_paddr() method to simplify callers
Scott Johnson
1
-2
/
+2
2021-09-08
Convert pmpaddr* to csr_t family
Scott Johnson
1
-4
/
+4
2021-09-02
Use correct CSR for SUM/MXR for VS-mode load/stores (#792)
Scott Johnson
1
-3
/
+6
2021-08-06
Non-leaf PTEs should not have N or PBMT bits set (#764)
Daniel Lustig
1
-2
/
+2
2021-07-22
Non-leaf PTEs with D/A/U==1 are reserved
Andrew Waterman
1
-0
/
+2
2021-07-22
Merge branch 'nonleaf_dau' of https://github.com/daniellustig/riscv-isa-sim i...
Andrew Waterman
1
-0
/
+2
2021-07-22
Non-leaf PTEs with D/A/U==1 are reserved
Dan Lustig
1
-0
/
+2
2021-07-21
Fix hypervisor MXR and SUM
Andrew Waterman
1
-8
/
+10
2021-07-21
Fix HLVX permissions check
Andrew Waterman
1
-15
/
+13
2021-07-21
Simplify (and possibly fix) handling of HLV/HSV TLB accesses
Andrew Waterman
1
-2
/
+2
2021-07-21
HLV/HSV instructions should respect SPVP even in debug mode
Andrew Waterman
1
-1
/
+1
2021-07-20
Priv virtual memory updates (#750)
Daniel Lustig
1
-4
/
+8
2021-07-16
Fix MPRV-related bug
Andrew Waterman
1
-1
/
+5
2021-03-05
Don't make MPRV load/store virtual if MPV=1, MPP=3 (#666)
jameshippisley
1
-1
/
+1
2021-02-08
Zsn has been renamed Svnapot (#641)
Daniel Lustig
1
-1
/
+1
2020-12-18
Check and use proc variable in MMU emulation
Anup Patel
1
-3
/
+3
2020-12-07
Oops...napot_bits should use ctz, not clz (#614)
Daniel Lustig
1
-2
/
+2
[prev]
[next]