aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns
AgeCommit message (Expand)AuthorFilesLines
2018-11-06Report misaligned-address exception on failed store-conditionalsAndrew Waterman2-14/+8
2018-07-10Refactor and fix LR/SC implementation (#217)Andrew Waterman4-4/+8
2018-05-04Revert "C.LWSP and C.LDSP with rd=0 are legal instructions"Andrew Waterman2-0/+2
2018-05-03C.LWSP and C.LDSP with rd=0 are legal instructionsAndrew Waterman2-2/+0
2018-04-30Only break out of the simulator loop on WFI, not on CSR writesAndrew Waterman1-1/+1
2018-04-04Revert "Fix for issue #183: No illegal instruction exception for c.sxxi instr...Andrew Waterman3-3/+3
2018-03-16Fix for issue #183: No illegal instruction exception for c.sxxi instructions ...Shubhodeep Roy Choudhury3-3/+3
2018-03-03Implement clearing-misa.C-while-PC-is-misaligned proposalAndrew Waterman6-0/+6
2017-10-19Fix implementation of FMIN/FMAX NaN caseAndrew Waterman6-6/+12
2017-09-28Implement Q extensionAndrew Waterman40-8/+163
2017-06-30Remove reference to H-mode in ECALLAndrew Waterman1-1/+1
2017-05-25minNum -> minimumNumberAndrew Waterman4-8/+16
2017-05-13Make C.LI/C.LUI trapping behavior match specAndrew Waterman2-2/+1
2017-04-25FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.XAndrew Waterman2-0/+0
2017-04-10Implement new FP encodingAndrew Waterman54-62/+62
2017-03-27On EBREAK, set badaddr to pcAndrew Waterman2-2/+2
2017-03-16Simplify interrupt-stack disciplineAndrew Waterman2-2/+2
2017-03-13Implement mstatus.TW, mstatus.TVM, and mstatus.TSRAndrew Waterman3-2/+3
2017-02-20serialize simulator on wfiAndrew Waterman1-1/+1
2017-02-15sfence.vm -> sfence.vmaAndrew Waterman1-0/+0
2017-02-01For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaNAndrew Waterman4-4/+12
2017-02-01Set xPIE=1 on xRETAndrew Waterman2-2/+2
2016-11-10AMOs should always return store faults, not load faultsAndrew Waterman18-54/+18
2016-08-17Allow mstatus.MPP to store bad values; instead, validate on MRETAndrew Waterman1-4/+1
2016-07-28Add support for virtual priv register. (#59)Tim Newsome1-1/+4
2016-05-23Single step appears to work.Tim Newsome1-0/+3
2016-05-23Add dret.Tim Newsome2-3/+6
2016-05-23Properly save/restore dpc, mcause, mbadaddr.Tim Newsome1-0/+3
2016-05-21Some bugfixes for CSR reading and setting FS for fflags updates (#43)Andy Wright4-8/+20
2016-04-19Split ERET into URET, SRET, HRET, MRETAndrew Waterman4-13/+15
2016-03-02Fix ERET bugAndrew Waterman1-1/+1
2016-03-02Serialize simulator on ERETAndrew Waterman1-2/+2
2016-03-02WIP on priv spec v1.9Andrew Waterman5-11/+11
2016-03-01Upgrade to latest SoftFloatAndrew Waterman48-52/+48
2015-11-19C.ADDIW is reserved for rd=0Andrew Waterman1-1/+2
2015-10-20Update to hopefully final RVC 1.9 encodingAndrew Waterman2-4/+0
2015-10-05more work towards RVC 1.8Andrew Waterman3-7/+7
2015-10-02work towards rvc 1.8Andrew Waterman20-13/+40
2015-10-02clean up shift instruction implementationAndrew Waterman4-22/+6
2015-09-15Zero-extend flw, fmv_s_x instructionsChristopher Celio2-2/+2
2015-09-08Improve instruction fetchAndrew Waterman8-22/+20
2015-09-04Move towards RVC v1.8Andrew Waterman25-103/+57
2015-05-31Add rest of RV32C instructionsAndrew Waterman5-14/+68
2015-05-31Fix c.slliw implementationAndrew Waterman1-1/+3
2015-05-31New RV64C proposalAndrew Waterman24-17/+64
2015-05-31Take interrupts as soon as interrupts are enabledAndrew Waterman2-6/+0
2015-05-09Upgrade to privileged architecture 1.7Andrew Waterman4-1/+10
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman152-22/+119
2015-04-02Simplify RV32 comparisonsAndrew Waterman10-10/+10
2015-03-30Implement RVC draftAndrew Waterman22-8/+62
generated by cgit v1.1 at 2024-11-19 13:37:58 +0000