index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
encoding.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-04-03
encoding.h: regenerate
Philipp Tomsich
1
-1
/
+157
2023-03-16
Update encoding.h for Smrnmi CSR and opcode definitions
Andrew Waterman
1
-40
/
+16
2023-01-31
Update encoding.h for Zicond opcodes
Andrew Waterman
1
-2
/
+81
2023-01-27
Add Svadu CSR bit definitions
Aaron Durbin
1
-2
/
+6
2022-11-17
update encoding.h
Weiwei Li
1
-4
/
+79
2022-07-07
update encoding.h
Weiwei Li
1
-3381
/
+3444
2022-03-30
Implement Sv57 and Sv57x4 translation modes
Andrew Waterman
1
-0
/
+1
2022-01-19
Fix HINVAL.VVMA and HINVAL.GVMA opcodes
Andrew Waterman
1
-27
/
+204
2021-12-27
Update instruction vmandnot.mm, vmornot.mm -> vmandn.mm, vmorn.mm (#896)
Yueh-Ting (eop) Chen
1
-6
/
+6
2021-11-02
Zbkx renames xperm.n and xperm.b as xperm4 and xperm8. (#846)
Markku-Juhani O. Saarinen
1
-15
/
+15
2021-11-02
Regenerate encoding.h from riscv-opcodes (#848)
Scott Johnson
1
-22
/
+3
2021-09-27
Allow `csrr mstatush` to see MPV and GVA bits too
Scott Johnson
1
-0
/
+2
2021-09-08
Move SSTATUS_VS_MASK into vsstatus_csr_t
Scott Johnson
1
-4
/
+0
2021-08-08
Removed SWAP16 encoding and implementation header. (#766)
marcfedorow
1
-3
/
+0
2021-07-30
scalar-crypto: v0.9.4/arch-review entropy source updates.
Ben Marshall
1
-10
/
+2
2021-07-28
Update encoding.h
Andrew Waterman
1
-146
/
+168
2021-07-28
scalar-crypto: Remove DECLARE_RV*_ONLY macros from encoding.h
Ben Marshall
1
-21
/
+0
2021-07-28
scalar-crypto: AES32 encoding changes post arch-review
Ben Marshall
1
-4
/
+4
2021-07-26
Merge pull request #754 from chihminchao/clean-vqmac-vdot
Andrew Waterman
1
-18
/
+0
2021-07-26
decode: op: remove quad related macro and define
Chih-Min Chao
1
-18
/
+0
2021-07-20
Priv virtual memory updates (#750)
Daniel Lustig
1
-0
/
+18
2021-06-07
PTE N bit moved from bit 62 to bit 63 (#724)
Daniel Lustig
1
-1
/
+1
2021-06-04
scalar-crypto: Encoding fixes for v0.9.2
Ben Marshall
1
-6
/
+6
2021-06-04
encoding: udpate and move platform-related define out
Chih-Min Chao
1
-7
/
+1
2021-05-10
Support RISC-V p-ext-proposal v0.9.2 (#637)
ChunPing Chung
1
-0
/
+981
2021-03-08
Merge pull request #649 from ben-marshall/scalar-crypto-fix
Andrew Waterman
1
-12
/
+51
2021-02-24
rvv: add vsetivli
Chih-Min Chao
1
-1
/
+4
2021-02-24
rvv: add vse1/vle1
Chih-Min Chao
1
-0
/
+6
2021-02-23
rvv: rename sqrt/reciprocal instructions
Chih-Min Chao
1
-7
/
+7
2021-02-18
scalar-crypto: Fix decoding of RV64 AES instructions.
Ben Marshall
1
-12
/
+51
2021-02-08
Zsn has been renamed Svnapot (#641)
Daniel Lustig
1
-1
/
+1
2021-01-22
scalar-crypto: Initial spike support for v0.8.1 (#635)
Ben Marshall
1
-0
/
+87
2021-01-17
rvb: add xperm.[nbhw] (#629)
Chih-Min Chao
1
-1
/
+13
2021-01-08
Update Zba/Zbb/Zbc to v0.93; Zbs/Zbe to v0.94-draft
Andrew Waterman
1
-378
/
+352
2020-12-02
rvv: index load/store have benn separated into ordered and unordered parts (#...
Chih-Min Chao
1
-72
/
+96
2020-11-23
Fix VSSTATUS bits updation (#568)
Anup Patel
1
-1
/
+1
2020-11-18
Add Zsn extension
Andrew Waterman
1
-0
/
+1
2020-11-07
Allow fixed endianness to be observed through MBE/SBE/UBE
Marcus Comstedt
1
-1
/
+7
2020-10-22
Swap MAX and MINU encodings
Andrew Waterman
1
-3
/
+3
2020-10-22
[riscv-bitmanip] Add sh[123]add[u.w] instruction
Clifford Wolf
1
-0
/
+18
2020-10-22
[riscv-bitmanip] Changes for RISC-V Bitmanip Spec 0.92
Clifford Wolf
1
-8
/
+23
2020-10-22
[riscv-bitmanip] Changes for RISC-V Bitmanip Spec 0.91
Clifford Wolf
1
-25
/
+43
2020-10-22
[riscv-bitmanip] Fix [un]shfl shamt length
Clifford Wolf
1
-2
/
+2
2020-10-22
[riscv-bitmanip] Add bitmanip instructions
Clifford Wolf
1
-0
/
+267
2020-08-31
rvv: add reciprocal instructions
Chih-Min Chao
1
-0
/
+6
2020-08-27
rvv: remove quad instructions
Chih-Min Chao
1
-12
/
+0
2020-08-04
Merge pull request #521 from chihminchao/op-hypvervisor
Andrew Waterman
1
-48
/
+48
2020-08-03
op: hyperviosr: fix exception code and name
Chih-Min Chao
1
-3
/
+3
2020-08-03
op: rearrange hypbervisor op/csr/cause
Chih-Min Chao
1
-46
/
+46
2020-08-03
op: rvv: fix pesudo code instructions
Chih-Min Chao
1
-3
/
+3
[next]