index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
disasm.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-04
Remove decode_macros.h from disasm.h
Jerry Zhao
1
-1
/
+2
2022-12-15
Split decode.h into public decode.h and private decode_macros.h
Jerry Zhao
1
-1
/
+1
2022-03-29
Split isa_parser_t out of processor.* and into its own file (#955)
Rupert Swarbrick
1
-1
/
+1
2022-03-03
Change some methods to take a const isa_parser_t (#939)
Rupert Swarbrick
1
-2
/
+2
2022-02-04
Improve fallback disassembly for disabled ISA strings
Andrew Waterman
1
-0
/
+2
2022-01-27
Bind disas for instructions with the isa support
Weiwei Li
1
-1
/
+2
2022-01-09
Changes to be cleaner wrt. -Wextra
Andrew Waterman
1
-1
/
+1
2021-10-18
Speed up disasm_insn_t::to_string
Andrew Waterman
1
-13
/
+14
2021-10-18
Speed up disassembler_t::lookup
Andrew Waterman
1
-1
/
+11
2021-07-29
Significantly speed up compilation of disassembler
Andrew Waterman
1
-8
/
+1
2019-10-07
Speed up compilation of disasm.cc, especially in clang
Andrew Waterman
1
-2
/
+2
2019-06-18
rvv: add simple instruction parsing tool
Chih-Min Chao
1
-1
/
+9
2019-06-14
rvv: disasm: add v-spec 0.7.1 support
Chih-Min Chao
1
-3
/
+22
2019-06-14
disams: make instruction name dynamic
Chih-Min Chao
1
-1
/
+2
2018-03-26
Add an api to get the name for a CSR.
Prashanth Mundkur
1
-0
/
+1
2016-06-29
Disassemble RVC instructions based on XLEN
Andrew Waterman
1
-3
/
+3
2014-09-27
Avoid some unused variable warnings
Andrew Waterman
1
-13
/
+2
2014-07-24
added support for register convention names in debug mode
Scott Beamer
1
-0
/
+14
2013-10-18
refactor disassembler, and add hwacha disassembler
Yunsup Lee
1
-5
/
+50
2013-03-25
add BSD license
Andrew Waterman
1
-0
/
+2
2011-11-11
Remove dependence on binutils
Your Name
1
-0
/
+23