diff options
author | Yunsup Lee <yunsup@cs.berkeley.edu> | 2013-10-17 19:32:55 -0700 |
---|---|---|
committer | Yunsup Lee <yunsup@cs.berkeley.edu> | 2013-10-17 19:32:55 -0700 |
commit | 289e2118cb35c023c04085e731952edb70fc18a9 (patch) | |
tree | 6a3826681fcd589853c406bc6813240dd87c382c /riscv | |
parent | 1276dd07f712ff31068e0a09a52df74b36a70f81 (diff) | |
download | riscv-isa-sim-289e2118cb35c023c04085e731952edb70fc18a9.zip riscv-isa-sim-289e2118cb35c023c04085e731952edb70fc18a9.tar.gz riscv-isa-sim-289e2118cb35c023c04085e731952edb70fc18a9.tar.bz2 |
fix custom-1 rocc encoding
Diffstat (limited to 'riscv')
-rw-r--r-- | riscv/rocc.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/rocc.cc b/riscv/rocc.cc index fe221ca..b148319 100644 --- a/riscv/rocc.cc +++ b/riscv/rocc.cc @@ -31,7 +31,7 @@ std::vector<insn_desc_t> rocc_t::get_instructions() { std::vector<insn_desc_t> insns; insns.push_back((insn_desc_t){0x0b, 0x7f, &::illegal_instruction, c0}); - insns.push_back((insn_desc_t){0x0f, 0x7f, &::illegal_instruction, c1}); + insns.push_back((insn_desc_t){0x2b, 0x7f, &::illegal_instruction, c1}); insns.push_back((insn_desc_t){0x5b, 0x7f, &::illegal_instruction, c2}); insns.push_back((insn_desc_t){0x7b, 0x7f, &::illegal_instruction, c3}); return insns; |