diff options
| author | Andrew Waterman <andrew@sifive.com> | 2026-04-29 10:58:27 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2026-04-29 10:58:27 -0700 |
| commit | b21cccdc5f4680d9c13a6bd7d9d00b75aea3cbb5 (patch) | |
| tree | 87c74cdee88663a7d7775799fc0006875a651b4b /riscv/insns/sha.h | |
| parent | 632777d37139298f0af1ee8d2a001f3ab0bde98c (diff) | |
| parent | f2aa295a31f6d0de376e807b2dfab5a62418c8dc (diff) | |
| download | riscv-isa-sim-master.tar.gz riscv-isa-sim-master.tar.bz2 riscv-isa-sim-master.zip | |
rvp for rv32/rv64
Diffstat (limited to 'riscv/insns/sha.h')
| -rw-r--r-- | riscv/insns/sha.h | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/riscv/insns/sha.h b/riscv/insns/sha.h new file mode 100644 index 00000000..fcec6249 --- /dev/null +++ b/riscv/insns/sha.h @@ -0,0 +1,11 @@ +require_extension('P'); +require_rv64; +sreg_t sshamt = P_FIELD(RS2, 0, 8); +if (RS1 == 0) + WRITE_RD(0); +else if (sshamt >= 64) + WRITE_RD(0); +else if (sshamt <= -64) + WRITE_RD((RS1 & 0x8000000000000000) ? 0xffffffffffffffff : 0); +else + WRITE_RD(sshamt >= 0 ? (RS1 << sshamt) : ((sreg_t)RS1 >> -sshamt)); |