aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/pnclipp_w.h
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2026-04-29 10:58:27 -0700
committerGitHub <noreply@github.com>2026-04-29 10:58:27 -0700
commitb21cccdc5f4680d9c13a6bd7d9d00b75aea3cbb5 (patch)
tree87c74cdee88663a7d7775799fc0006875a651b4b /riscv/insns/pnclipp_w.h
parent632777d37139298f0af1ee8d2a001f3ab0bde98c (diff)
parentf2aa295a31f6d0de376e807b2dfab5a62418c8dc (diff)
downloadriscv-isa-sim-master.tar.gz
riscv-isa-sim-master.tar.bz2
riscv-isa-sim-master.zip
Merge pull request #2246 from chihminchao/rvp-rv32-rv64HEADmaster
rvp for rv32/rv64
Diffstat (limited to 'riscv/insns/pnclipp_w.h')
-rw-r--r--riscv/insns/pnclipp_w.h13
1 files changed, 13 insertions, 0 deletions
diff --git a/riscv/insns/pnclipp_w.h b/riscv/insns/pnclipp_w.h
new file mode 100644
index 00000000..880a72af
--- /dev/null
+++ b/riscv/insns/pnclipp_w.h
@@ -0,0 +1,13 @@
+require_extension('P');
+require_rv64;
+int64_t s1 = (int64_t)RS1;
+int64_t s2 = (int64_t)RS2;
+
+sreg_t sat_w0 = P_SAT(32, s1);
+if (sat_w0 != s1) P.VU.vxsat->write(1);
+
+sreg_t sat_w1 = P_SAT(32, s2);
+if (sat_w1 != s2) P.VU.vxsat->write(1);
+
+WRITE_RD(((uint64_t)(uint32_t)sat_w1 << 32) | (uint32_t)sat_w0);
+