diff options
| author | Andrew Waterman <andrew@sifive.com> | 2026-04-29 10:58:27 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2026-04-29 10:58:27 -0700 |
| commit | b21cccdc5f4680d9c13a6bd7d9d00b75aea3cbb5 (patch) | |
| tree | 87c74cdee88663a7d7775799fc0006875a651b4b /riscv/insns/pm2sub_w.h | |
| parent | 632777d37139298f0af1ee8d2a001f3ab0bde98c (diff) | |
| parent | f2aa295a31f6d0de376e807b2dfab5a62418c8dc (diff) | |
| download | riscv-isa-sim-master.tar.gz riscv-isa-sim-master.tar.bz2 riscv-isa-sim-master.zip | |
rvp for rv32/rv64
Diffstat (limited to 'riscv/insns/pm2sub_w.h')
| -rw-r--r-- | riscv/insns/pm2sub_w.h | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/riscv/insns/pm2sub_w.h b/riscv/insns/pm2sub_w.h new file mode 100644 index 00000000..4e7c8307 --- /dev/null +++ b/riscv/insns/pm2sub_w.h @@ -0,0 +1,8 @@ +require_rv64; +P_REDUCTION_LOOP(64, 32, false, false, { + if (j & 1) + p_res -= (sreg_t)p_rs1 * p_rs2; + else + p_res += (sreg_t)p_rs1 * p_rs2; +} +) |