diff options
| author | Andrew Waterman <andrew@sifive.com> | 2020-02-17 15:45:06 -0800 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2020-02-17 15:45:23 -0800 |
| commit | 77b98bf87e768eeea7aa1f93cb270843e5cb7b2a (patch) | |
| tree | 23f8eaf124d4295557f81f729d42d9b0c57f8a51 /riscv-spike.pc.in | |
| parent | a562fdb3aa567e8c498c9ea2dd0fb2013057dc6e (diff) | |
| download | riscv-isa-sim-77b98bf87e768eeea7aa1f93cb270843e5cb7b2a.zip riscv-isa-sim-77b98bf87e768eeea7aa1f93cb270843e5cb7b2a.tar.gz riscv-isa-sim-77b98bf87e768eeea7aa1f93cb270843e5cb7b2a.tar.bz2 | |
v[f]merge: allow v0 overlap if LMUL = 1
The VI_CHECK_SSS macro enforces the weaker constraint.
Diffstat (limited to 'riscv-spike.pc.in')
0 files changed, 0 insertions, 0 deletions