aboutsummaryrefslogtreecommitdiff
path: root/fesvr
diff options
context:
space:
mode:
authorChih-Min Chao <chihmin.chao@sifive.com>2020-02-20 00:15:14 -0800
committerChih-Min Chao <chihmin.chao@sifive.com>2020-02-20 01:50:36 -0800
commit192225712c1e2bda558b733c5d3aa5b46df7cc76 (patch)
tree7ed0bd86ce31581e2b94ad1e3e5eab2684129605 /fesvr
parent035a6790538c97489c194fce2df3899ae8484f83 (diff)
downloadriscv-isa-sim-192225712c1e2bda558b733c5d3aa5b46df7cc76.zip
riscv-isa-sim-192225712c1e2bda558b733c5d3aa5b46df7cc76.tar.gz
riscv-isa-sim-192225712c1e2bda558b733c5d3aa5b46df7cc76.tar.bz2
rvv: only check segment overlapping in index load
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'fesvr')
0 files changed, 0 insertions, 0 deletions