aboutsummaryrefslogtreecommitdiff
path: root/arch_test_target/spike/device/rv64i_m/I
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2024-10-18 17:43:22 -0700
committerGitHub <noreply@github.com>2024-10-18 17:43:22 -0700
commit88fc84ded155a9e01987c4dfb7a77800e69b232b (patch)
treeaeeb7149578cfe11ca4ef65fec3c367b651b4e82 /arch_test_target/spike/device/rv64i_m/I
parentfa694e2ae3898c1906731dff3a50f7e660920f44 (diff)
parent8566627eebc8d87c4090ea6f82cbf302144da020 (diff)
downloadriscv-isa-sim-master.zip
riscv-isa-sim-master.tar.gz
riscv-isa-sim-master.tar.bz2
Merge pull request #1839 from ved-rivos/issue_1838HEADmaster
add missing sdt/sie interaction when writing mstatus directly
Diffstat (limited to 'arch_test_target/spike/device/rv64i_m/I')
0 files changed, 0 insertions, 0 deletions