aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2023-01-11 09:45:45 -0800
committerTim Newsome <tim@sifive.com>2023-01-11 09:46:20 -0800
commitecda7372d7925c378628652f64c6a887fe371be2 (patch)
tree00e8d8bfbe4e1383e066f215d0d1649bd16ec5a1
parent3b2e8d53b39b8baba8d2e4c31408d92776b32e86 (diff)
downloadriscv-isa-sim-ecda7372d7925c378628652f64c6a887fe371be2.zip
riscv-isa-sim-ecda7372d7925c378628652f64c6a887fe371be2.tar.gz
riscv-isa-sim-ecda7372d7925c378628652f64c6a887fe371be2.tar.bz2
Fix supported debug version, use extension names
Addresses #1221
-rw-r--r--README.md3
1 files changed, 2 insertions, 1 deletions
diff --git a/README.md b/README.md
index 66fd374..c1590e1 100644
--- a/README.md
+++ b/README.md
@@ -37,7 +37,8 @@ Spike supports the following RISC-V ISA features:
- Svnapot extension, v1.0
- Svpbmt extension, v1.0
- Svinval extension, v1.0
- - Debug v0.14
+ - Sdext extension, v1.0-STABLE
+ - Sdtrig extension, v1.0-STABLE
- 4 triggers support type=2 (mcontrol), type=4 (itrigger), type=5 (etrigger), type=6 (mcontrol6), and type=15 (disabled)
- Smepmp extension v1.0
- Smstateen extension, v1.0