index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
9 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
2 months
dynamic
build: Dynamically link installed progs
Jerry Zhao
14 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
17 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
14 months
log-commits-faster
tmp
Andrew Waterman
10 months
master
Merge pull request #1796 from cyyself/tmp_mcountinhibit
Andrew Waterman
14 hours
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
9 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
16 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
14 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
24 months
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
5 years
Age
Commit message
Author
Files
Lines
2022-10-17
Merge branch 'master' into plic_uart_v1
plic_uart_v1
Andrew Waterman
229
-6973
/
+8037
2022-10-16
Add interactive mode commands to read clint mtime/mtimecmp
Jerry Zhao
3
-0
/
+27
2022-10-14
Add dump memory command to interactive mode
Jerry Zhao
4
-0
/
+29
2022-10-14
Support command-line configuration of number of pmpregions
Jerry Zhao
5
-2
/
+10
2022-10-14
Merge pull request #1114 from riscv-software-src/data_optional
Scott Johnson
4
-21
/
+21
2022-10-14
In triggers, use optional<data> instead of {has_data, data}
Andrew Waterman
4
-16
/
+17
2022-10-14
Report error if an unsupported memory configuration is detected
Parshintsev Anatoly
2
-9
/
+18
2022-10-13
Remove unused field matched_t::data
Andrew Waterman
2
-5
/
+4
2022-10-13
Merge pull request #1107 from riscv-software-src/simplify-ld-st
Andrew Waterman
3
-179
/
+123
2022-10-11
Set tval on illegal subforms of aes64ks1i
Andrew Waterman
1
-4
/
+1
[...]